

Compal Confidential

QCL51 Schematics Document

AMD Comal Platform

AMD Trinity APU / Hudson FCH / ATI Chelsea Pro M2

Muxless/UMA / PX 4.0 / PX 5.0

2011-10-26

LA-8712P REV: 0.1


Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/07/08	Deciphered Date	2015/07/08	Title	Cover Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				QCL51 LA-8712P	0.1
				Date: Monday, November 28, 2011	Sheet 1 of 56

Compal Confidential

Model Name : QCL51 AMD
Board Name : LA-8712P


64M x16
128M x 16
VRAM DDR3
page 19, 20

AMD Comal




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/08	Deciphered Date	2015/07/08	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PAGE 5				Block Diagrams
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				QCL51 LA-8712P
				Rev 0.1
				Date: Monday, November 28, 2011 Sheet 2 of 56

CLOCK DISTRIBUTION



DISPLAY OUTPUT



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/08	Deciphered Date	2015/07/08	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	0.1
				Date:	Monday, November 28, 2011
				Sheet	3 of 56
				Title	
				CLOCK / DISPLAY DISTRIBUTION	

Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+APU_CORE	Core voltage for CPU	ON	OFF	OFF
+APU_CORE_NB	Voltage for On-die VGA of APU	ON	OFF	OFF
+VGA_CORE	0.95-1.2V switched power rail	ON	OFF	OFF
+VDDCI	0.95-1.2V switched power rail	ON	OFF	OFF
+0.75VS	0.75V switched power rail for DDR terminator	ON	ON	OFF
+0.935VGS	0.935V switched power rail for VGA	ON	OFF	OFF
+1.1ALW	1.1V switched power rail for FCH	ON	ON	ON*
+1.1VS	1.1V switched power rail for FCH	ON	OFF	OFF
+1.2VS	1.2V switched power rail for APU	ON	OFF	OFF
+1.5V	1.5V power rail for CPU VDDIO and DDR	ON	ON	OFF
+1.5V_PCIE	1.5V switched power rail	ON	OFF	OFF
+1.8VGS	1.8V switched power rail	ON	OFF	OFF
+2.5VS	2.5V for CPU_VDDA	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+LAN_VDD_3V3	3.3V power rail for LAN	ON	ON	ON
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+VSB	VSB always on power rail	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON	HIGH	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)	LOW	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra/Rb	100K +/- 5%			
Board ID	Ra / Rb	V _{AD_BID} min	V _{AD_BID} typ	V _{AD_BID} max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

ZZZ1



PCB
Part Number = DA8000SH00
PCB OCH LA-8712P REV0 M/B

BOARD ID Table

Board ID	PCB Revision
0	DB
1	
2	
3	
4	
5	
6	
7	

BOM Option Table

BOM
Structure
PX@

Description
PX function

BOM Config

UMA
PX
V





x = 1 is read cmd, x= 0 is write cmd.



External PCI Devices			
Device	IDSEL#	REQ#/GNT#	Interrupts

EC SM Bus1 address			EC SM Bus2 address		
Device	Address	HEX	Device	Address	HEX
Smart Battery	0001 011X b	16H	ADI ADM1032 (GPU)	1001 101X b	9AH
			SB-TSI (APU)	1001 100X b	98H
			LVDS TR	1010 100X b	A8H
			VGA Internal Thermal	1000 001X b	82H

FCH (S0) SM Bus 0 address			FCH (S0~S5) SM Bus 1 address		
Device	Address	HEX	Device	Address	HEX
DDR DIMM1	1010 000X b	A0	Touch pad		
DDR DIMM2	1010 001X b	A2			
Amplifier					

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/08	Deciphered Date	2015/07/08	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number QCL51 LA-8712P
Date: Monday, November 28, 2011				Rev 0.1
Sheet 4 of 56				

13 PCIE_GTX_C_FRX_P[0..15]  
 13 PCIE_GTX_C_FRX_N[0..15]  

 PCIE_FTX_C_GRX_P[0..15] 13
 PCIE_FTX_C_GRX_N[0..15] 13

GPU

GPU

GLAN/Card reader
WLAN

GLAN/Card reader
WLAN

UMI

UMI

JCPU1A PCI EXPRESS

PCIE GTX C FRX P0	AB8	P_GFX_RXP0	P_GFX_TXP0
PCIE GTX C FRX N0	AB7	P_GFX_RXN0	P_GFX_TXN0
PCIE GTX C FRX P1	AA9	P_GFX_RXP1	P_GFX_TXP1
PCIE GTX C FRX N1	AA8	P_GFX_RXN1	P_GFX_TXN1
PCIE GTX C FRX P2	AA5	P_GFX_RXP2	P_GFX_TXP2
PCIE GTX C FRX N2	AA6	P_GFX_RXN2	P_GFX_TXN2
PCIE GTX C FRX P3	Y8	P_GFX_RXP3	P_GFX_TXP3
PCIE GTX C FRX N3	Y7	P_GFX_RXN3	P_GFX_TXN3
PCIE GTX C FRX P4	W9	P_GFX_RXP4	P_GFX_TXP4
PCIE GTX C FRX N4	W8	P_GFX_RXN4	P_GFX_TXN4
PCIE GTX C FRX P5	W5	P_GFX_RXP5	P_GFX_TXP5
PCIE GTX C FRX N5	W6	P_GFX_RXN5	P_GFX_TXN5
PCIE GTX C FRX P6	V8	P_GFX_RXP6	P_GFX_TXP6
PCIE GTX C FRX N6	V7	P_GFX_RXN6	P_GFX_TXN6
PCIE GTX C FRX P7	U9	P_GFX_RXP7	P_GFX_TXP7
PCIE GTX C FRX N7	U8	P_GFX_RXN7	P_GFX_TXN7
PCIE GTX C FRX P8	U5	P_GFX_RXP8	P_GFX_TXP8
PCIE GTX C FRX N8	U6	P_GFX_RXN8	P_GFX_TXN8
PCIE GTX C FRX P9	T8	P_GFX_RXP9	P_GFX_TXP9
PCIE GTX C FRX N9	T7	P_GFX_RXN9	P_GFX_TXN9
PCIE GTX C FRX P10	R9	P_GFX_RXP10	P_GFX_TXP10
PCIE GTX C FRX N10	R8	P_GFX_RXN10	P_GFX_TXN10
PCIE GTX C FRX P11	R5	P_GFX_RXP11	P_GFX_TXP11
PCIE GTX C FRX N11	R6	P_GFX_RXN11	P_GFX_TXN11
PCIE GTX C FRX P12	P8	P_GFX_RXP12	P_GFX_TXP12
PCIE GTX C FRX N12	P7	P_GFX_RXN12	P_GFX_TXN12
PCIE GTX C FRX P13	N9	P_GFX_RXP13	P_GFX_TXP13
PCIE GTX C FRX N13	N8	P_GFX_RXN13	P_GFX_TXN13
PCIE GTX C FRX P14	N5	P_GFX_RXP14	P_GFX_TXP14
PCIE GTX C FRX N14	N6	P_GFX_RXN14	P_GFX_TXN14
PCIE GTX C FRX P15	M8	P_GFX_RXP15	P_GFX_TXP15
PCIE GTX C FRX N15	M7	P_GFX_RXN15	P_GFX_TXN15

AB2	PCIE_FTX_GRX_P0	C917	PX@	1	2	.1U	0402	16V7K	PCIE_FTX_C_GRX_P0
AB1	PCIE_FTX_GRX_N0	C918	PX@	1	2	.1U	0402	16V7K	PCIE_FTX_C_GRX_N0
AA3	PCIE_FTX_GRX_P1	C919	PX@	1	2	.1U	0402	16V7K	PCIE_FTX_C_GRX_P1
AA2	PCIE_FTX_GRX_N1	C920	PX@	1	2	.1U	0402	16V7K	PCIE_FTX_C_GRX_N1
Y5	PCIE_FTX_GRX_P2	C921	PX@	1	2	.1U	0402	16V7K	PCIE_FTX_C_GRX_P2
Y4	PCIE_FTX_GRX_N2	C922	PX@	1	2	.1U	0402	16V7K	PCIE_FTX_C_GRX_N2
V2	PCIE_FTX_GRX_P3	C923	PX@	1	2	.1U	0402	16V7K	PCIE_FTX_C_GRX_P3
V1	PCIE_FTX_GRX_N3	C924	PX@	1	2	.1U	0402	16V7K	PCIE_FTX_C_GRX_N3
W3	PCIE_FTX_GRX_P4	C925	PX@	1	2	.1U	0402	16V7K	PCIE_FTX_C_GRX_P4
W2	PCIE_FTX_GRX_N4	C926	PX@	1	2	.1U	0402	16V7K	PCIE_FTX_C_GRX_N4
V5	PCIE_FTX_GRX_P5	C927	PX@	1	2	.1U	0402	16V7K	PCIE_FTX_C_GRX_P5
V4	PCIE_FTX_GRX_N5	C928	PX@	1	2	.1U	0402	16V7K	PCIE_FTX_C_GRX_N5
V2	PCIE_FTX_GRX_P6	C929	PX@	1	2	.1U	0402	16V7K	PCIE_FTX_C_GRX_P6
V1	PCIE_FTX_GRX_N6	C930	PX@	1	2	.1U	0402	16V7K	PCIE_FTX_C_GRX_N6
U3	PCIE_FTX_GRX_P7	C931	PX@	1	2	.1U	0402	16V7K	PCIE_FTX_C_GRX_P7
U2	PCIE_FTX_GRX_N7	C932	PX@	1	2	.1U	0402	16V7K	PCIE_FTX_C_GRX_N7
T5	PCIE_FTX_GRX_P8	C933	PX@	1	2	.1U	0402	16V7K	PCIE_FTX_C_GRX_P8
T4	PCIE_FTX_GRX_N8	C934	PX@	1	2	.1U	0402	16V7K	PCIE_FTX_C_GRX_N8
T2	PCIE_FTX_GRX_P9	C935	PX@	1	2	.1U	0402	16V7K	PCIE_FTX_C_GRX_P9
T1	PCIE_FTX_GRX_N9	C937	PX@	1	2	.1U	0402	16V7K	PCIE_FTX_C_GRX_N9
R3	PCIE_FTX_GRX_P10	C938	PX@	1	2	.1U	0402	16V7K	PCIE_FTX_C_GRX_P10
R2	PCIE_FTX_GRX_N10	C939	PX@	1	2	.1U	0402	16V7K	PCIE_FTX_C_GRX_N10
P5	PCIE_FTX_GRX_P11	C940	PX@	1	2	.1U	0402	16V7K	PCIE_FTX_C_GRX_P11
P4	PCIE_FTX_GRX_N11	C941	PX@	1	2	.1U	0402	16V7K	PCIE_FTX_C_GRX_N11
P2	PCIE_FTX_GRX_P12	C942	PX@	1	2	.1U	0402	16V7K	PCIE_FTX_C_GRX_P12
P1	PCIE_FTX_GRX_N12	C943	PX@	1	2	.1U	0402	16V7K	PCIE_FTX_C_GRX_N12
N3	PCIE_FTX_GRX_P13	C944	PX@	1	2	.1U	0402	16V7K	PCIE_FTX_C_GRX_P13
N2	PCIE_FTX_GRX_N13	C945	PX@	1	2	.1U	0402	16V7K	PCIE_FTX_C_GRX_N13
M5	PCIE_FTX_GRX_P14	C946	PX@	1	2	.1U	0402	16V7K	PCIE_FTX_C_GRX_P14
M4	PCIE_FTX_GRX_N14	C947	PX@	1	2	.1U	0402	16V7K	PCIE_FTX_C_GRX_N14
M2	PCIE_FTX_GRX_P15	C948	PX@	1	2	.1U	0402	16V7K	PCIE_FTX_C_GRX_P15
M1	PCIE_FTX_GRX_N15	C949	PX@	1	2	.1U	0402	16V7K	PCIE_FTX_C_GRX_N15

31	PCIE_DTX_C_FRX_P0	AE5	P_GPP_RXP0	P_GPP_TXP0	AD5	PCIE_FTX_DRX_P0	C950	1	2	.1U	0402	16V7K	PCIE_FTX_C_DRX_P0	31
31	PCIE_DTX_C_FRX_N0	AE6	P_GPP_RXN0	P_GPP_TXN0	AD4	PCIE_FTX_DRX_N0	C951	1	2	.1U	0402	16V7K	PCIE_FTX_C_DRX_N0	31
32	PCIE_DTX_C_FRX_P1	AD8	P_GPP_RXP1	P_GPP_TXP1	AD2	PCIE_FTX_DRX_P1	C952	1	2	.1U	0402	16V7K	PCIE_FTX_C_DRX_P1	32
32	PCIE_DTX_C_FRX_N1	AD7	P_GPP_RXN1	P_GPP_TXN1	AD1	PCIE_FTX_DRX_N1	C953	1	2	.1U	0402	16V7K	PCIE_FTX_C_DRX_N1	32

25	UMI_MTX_C_FRX_P0	AG8	P_UMI_RXP0	P_UMI_TXP0	AG2	UMI_FTX_MRX_P0	C956	1	2	.1U	0402	16V7K	UMI_FTX_C_MRX_P0	25
25	UMI_MTX_C_FRX_N0	AG9	P_UMI_RXN0	P_UMI_TXN0	AG3	UMI_FTX_MRX_N0	C957	1	2	.1U	0402	16V7K	UMI_FTX_C_MRX_N0	25
25	UMI_MTX_C_FRX_P1	AG6	P_UMI_RXP1	P_UMI_TXP1	AF4	UMI_FTX_MRX_P1	C958	1	2	.1U	0402	16V7K	UMI_FTX_C_MRX_P1	25
25	UMI_MTX_C_FRX_N1	AG5	P_UMI_RXN1	P_UMI_TXN1	AF5	UMI_FTX_MRX_N1	C959	1	2	.1U	0402	16V7K	UMI_FTX_C_MRX_N1	25
25	UMI_MTX_C_FRX_P2	AF7	P_UMI_RXP2	P_UMI_TXP2	AF1	UMI_FTX_MRX_P2	C960	1	2	.1U	0402	16V7K	UMI_FTX_C_MRX_P2	25
25	UMI_MTX_C_FRX_N2	AF8	P_UMI_RXN2	P_UMI_TXN2	AF2	UMI_FTX_MRX_N2	C961	1	2	.1U	0402	16V7K	UMI_FTX_C_MRX_N2	25
25	UMI_MTX_C_FRX_P3	AE8	P_UMI_RXP3	P_UMI_TXP3	AE2	UMI_FTX_MRX_P3	C962	1	2	.1U	0402	16V7K	UMI_FTX_C_MRX_P3	25
25	UMI_MTX_C_FRX_N3	AE9	P_UMI_RXN3	P_UMI_TXN3	AE3	UMI_FTX_MRX_N3	C963	1	2	.1U	0402	16V7K	UMI_FTX_C_MRX_N3	25



 P_ZVDDP W/S=8/12 mil, <3000mil



 P_ZVSS W/S=8/12 mil, <3000mil

LOTES_ACA-ZIF-109-P12-A_FS1R2 CONN@

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/07/08	Deciphered Date	2015/07/08	Title	AMD FS1R2 PCIE / GFX / UMI
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	B	Document Number	QCL51 LA-8712P		Rev
Date:	Monday, November 28, 2011	Sheet	6	of	56



M_VREF W/ S=8/12 mil, <1000mil



Security Classification		Compal Secret Data		Title	
Issued Date	2011/07/08	Deciphered Date	2015/07/08	AMD FS1 DDRIII /F	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Part No.	QCL51 LA-8712P
				Document Number	QCL51 LA-8712P
				Date	Monday, November 28, 2011
				Sheet	7 of 56
				Rev	0.1



Compal Electronics, Inc.

AMD FS1 DDRIII /F


QCL51 LA-8712P

Monday, November 28, 2011 Sheet 7 of 56

Figure 44. Schematic Diagram—DisplayPort, Translator and VGA



CPU TSI interface level shift




BSH111, the Vgs is: min = 0.4V, Max = 1.3V


When APU High -> MOS OFF (Vgs < 0.4V)
 APU Low -> MOS ON (Vgs > 1.3V)

Vg = 1.607 V

EC_SMB_DA2 14,21,37
 EC_SMB_CK2 14,21,37



Close to APU (JCPU1)




Internal PU when no use HDT

Asserted as an input to force processor into RTC-active state


Indicates to the FCH that a thermal trip has occurred. Its assertion will cause the FCH to transition the system to S5 immediately

THERMTRIP shutdown temperature: 115 degree

H_THERMTRIP# 27
 MAINPWON 45,46



Place near APU



HDT Debug conn

11/10 del debug connector

LA-8124 no use this DP_ENBKL.



DP_AUX_ZVSS W/S=8/12 mil, <3000mil

TEST35 change to PU for HDMI can not output 20110126


11/14 Change net name

Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2011/07/08	Deciphered Date	2015/07/08	AMD FS1 Display / MISC / HDT	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number	QCL51 LA-8712P	
			Date:	Monday, November 28, 2011	Sheet 8 of 56

HPD




Panel ENBKL LA-8124 no use this DP_ENBKL.







eDP Panel ENVDD



Panel PWM




Security Classification	Compal Secret Data			Title	AMD FS1R2 Singal Level Shifter
Issued Date	2011/07/08	Deciphered Date	2015/07/08	Document Number	QCL51 LA-8712P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FREDERICKSON CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date:	Monday, November 28, 2011
				Sheet	10 of 56
				Rev	0.1





DIMM_A REV H:4mm
 <Address: 00>

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/08	Deciphered Date	2015/07/08	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				QCL51 LA-8712P
				Rev 0.1
				Date: Monday, November 28, 2011 Sheet 11 of 56




Place near DIMM2









DIMM_B REV H:8mm
 <Address: 01>

Security Classification		Compal Secret Data		Title	
Issued Date	2011/07/08	Deciphered Date	2015/07/08	DDRIII SO-DIMM 2	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Part No	Rev
				Document Number	QCL51 LA-8712P
				Date	Monday, November 28, 2011
				Sheet	12 of 56


LVDS Interface






2160834000A10CHELSE_FCBGA962




2160834000A10CHELSE_FCBGA962



route 50ohms single-ended/100ohms diff and keep short
Debug only, for clock observation, if not needed, DN1 5mil 5mil



Security Classification	Compal Secret Data	Compal Electronics, Inc.	
Issued Date	2011/06/30	Deciphered Date 2013/06/30	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Title ATI SeymourXT M2 PCIE/LVDS	
Size C	Document Number	QCL51 LA-8712P	
Date: Monday, November 28, 2011	ISheet 13	of 56	






VRAM ID

3M0 granularity is required on VDDC for E1A on Backdoor/Chelsea ONLY


Base on AMD Check list
GPIO_23_CLKREQ0B should be reserve



PEG_CLKREQ0



STRAPS



Update net name

CONFIGURATION STRAPS
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

RECOMMENDED SETTINGS
0 = DO NOT INSTALL RESISTOR
1 = INSTALL 10K RESISTOR
X = DESIGN DEPENDANT
NA = NOT APPLICABLE


STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS <all internal PD>	RECOMMENDED SETTINGS
TX_PWRs_ENB	GPIO0	PCIe TRANSMITTER Power Saving Enable	0: 50% swing 1: Full swing X
TX_DEEMPH_EN	GPIO1	PCIe TRANSMITTER DE-EMPHASIS	0: disable 1: enable X
RSVD	GPIO2	Advertises PCIe speed when compliance test	0: 2.50T/s 1: 50T/s 0
RSVD	GPIO8	Internal use only. This Pad has an internal PD and Must be 0V at reset. The pad may be left unconnected.	0
RSVD	H2SYNC	Internal use only. This Pad has an internal PD and Must be 0V at reset. The pad may be left unconnected.	0
RSVD	GPIO21	Internal use only. This Pad has an internal PD and Must be 0V at reset. The pad may be left unconnected.	0
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM	0: disable 1: enable X
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT GPIO13,12,11 (config 2,1,0): internal PD. a) BIOS_ROM_EN=1, the config(2:0) defines the ROM type. b) BIOS_ROM_EN=0, the config(2:0) defines the primary aperture size. c) BIOS_ROM_EN=1, the config(2:0) defines the primary aperture size.	XXX Memory apertures: 13: 0J 12: 8MB 000 11: 25MB 001 10: 64MB 010
VIP_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS	0
BIF_VGA DIS	GPIO9	VGA ENABLED	0
RSVD	GENERICC		0
AUD[1]	HSYNC	AUD[1] AUD[0] 0:0 No audio function 0:1 Audio for DisplayPort and HDMI if dongle is detected	11
AUD[0]	VSYSNC	1:0 Audio for DisplayPort only 1:1 Audio for both DisplayPort and HDMI	

AMD RESERVED CONFIGURATION STRAPS
ALLOW FOR PULLUP PADS FOR THESE STRAPS BUT DO NOT INSTALL RESISTOR. IF THESE GPIOs ARE USED, THEY MUST KEEP "LOW" AND NOT CONFLICT DURING RESET


GPIO21	H2SYNC	GENERICC	GPIO2	GPIO8
--------	--------	----------	-------	-------

TX_PWRs_ENB	GPIO0	Transmitter Power Saving Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)
TX_DEEMPH_EN	GPIO1	PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for desktop)

Internal VGA Thermal Sensor




Use Internal Thermal Sensor
External VGA Thermal Sensor: No stuff



Name	FCH Pin Assignments
FE_GPIO0	GPIO191
FE_GPIO1	GPIO192
FE_PWRGD	GPIO28

GPU_Reset


PWREN




Del +1.8VGS DC DC




11/10 follow Lotus




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/30	Deciphered Date	2013/06/30	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				ATI SeymourXT M2 BACO POWER
Size	C	Document Number	QCL51 LA-8712P	Rev
Date	Monday, November 28, 2011	Sheet	15	of 56




Vendor	VRAM_ID0	VRAM_ID1	VRAM_ID2
Hynix 2GB PN-SA00003YO70	RV56	RV58	RV61
Samsung 2GB PN-SA000047Q00	RV56	RV57	RV61
Hynix 1GB PN-SA000041S20	RV59	RV58	RV60
Samsung 1GB PN-SA00004GS20	RV59	RV57	RV60



This basic topology should be used for DRAM_RST for DDR3/GDDR5. These Capacitors and Resistor values are an example only. The Series R and || Cap values will depend on the DRAM load and will have to be calculated for different Memory, DRAM Load and board to pass Reset Signal Spec. Place all these components very close to GPU (Within 25mm) and keep all component close to each Other (within 5mm) except Rser2





For DDR3/GDDR5, MVDDQ = 1.5V

VDDR1	CRB	Design
0.1u	6	6
1u	10	5
10u	6	5

VDD_CT	CRB	Design
0.1u	1	1
1u	3	3
10u	1	1


VDDR3	CRB	Design
0.1u	3	3
1u	1	1

VDDR4	CRB	Design
0.1u	1	1
1u	1	1


MPV18	CRB	Design
0.1u	2	1
1u	2	1
10u	1	1

SPV18	CRB	Design
0.1u	1	1
1u	1	1
10u	1	1


SPV10	CRB	Design
0.1u	1	1
1u	1	1
10u	1	1



VCC_GPU_SENSE & VSS_GPU_SENSE needs to be routed as differential pair



2160834000A10CHELSE_FC8GA962



Change power rail same as PCIE_VDDC
Must be connected to PCIE_VDDC (0.935 V) on "Heathrow"/"Chelsea" for both BACO and non-BACO designs

For Chelsea, Delete 2*1U

PCIE_VDDR	CRB	Design
0.1u	2	2
1u	1	1
10u	1	1

PCIE_VDDC	CRB	Design
1u	7	5 (1@)
10u	1	1


VDDC	CRB	Design
1u	30	25
10u	10	1
22u	0	1

VDDCI	CRB	Design
1u	10	9
10u	3	2
22u	0	1


11/09 On power team page

On power team page









VDDCI and VDDC should have separate regulators with a merge option on PCB
For Madison, Park, Capilano, Robson, Seymour and Whistler, VDDCI and VDDC can share one common regulator





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2011/06/30		Deciphered Date	
				2013/06/30	
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title	
				ATI SeymourXT M2 VRAM A	
Size	Document Number			Rev	
C	QCL51 LA-8712P			01	
Date:	Sunday, November 27, 2011		ISheet	19 of 56	



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/30	Deciphered Date	2013/06/30	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETITION DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				ATI SeymourXT M2 VRAM B
Size	C	Document Number	QCL51 LA-8712P	Rev
Date:	Sunday, November 27, 2011	ISheet	20	of 56





Place via on each trace bus and let resistor very close the via



Security Classification	Compal Secret Data			Title	LVDS Translator - ANX3112X
Issued Date	2011/07/08	Deciphered Date	2015/07/08	Document Number	OCL51 LA-8712P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	0.1
				Date:	Monday, November 28, 2011
				Sheet	21 of 56

Panel +LCDVDD Control




DISPOFF#	1	2	220P_0402_50V7K
INVT_PWM	1	2	220P_0402_50V7K


Panel Backlight Control

Modify and change to page 21


Panel PWM Control



<Translator LVDS Output>





LVDS Connector




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/08	Deciphered Date	2015/07/08	Title	LVDS/eDP Connector
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Customer	QCL51 LA-8712P	Rev	0.1
Date:	Monday, November 28, 2011	Sheet	22	of	56

Combine with HDMI



11/05 update footprint.



Del VGA_HDMI_DET



For APU_HDMI_HPDP


Close to HDMI conn

10/27 change to 604 ohm.





11/15 EMI
Near connector

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/07/08	Deciphered Date	2015/07/08	Title	HDMI Connector	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				B	QCL51 LA-8712P	0.1
				Date:	Monday, November 28, 2011	Sheet 23 of 56






Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/08	Deciphered Date	2015/07/08	Title CRT Connector
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number QCL51 LA-8712P
Date:	Monday, November 28, 2011	Sheet	24 of 56	Rev 0.1









PCI_ECALRP R=50ohm, 4mil, <1000mil
 PCI_ECALRN R=50ohm, 4mil, <1000mi

Del GPP PCI-E
 ABO connect to USB3.0 PHY.





Del USB3.0_CLKREQ# PH.



Security Classification		Compal Secret Data		Title	
Issued Date	2011/07/08	Deciphered Date	2015/07/08	Hudson-M2/M3-UMI/PCI/CLOCK/LPC/RTC	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
File No	Document Number		Rev		
History	QCL51 LA-8712P		0.1		
Date:	Monday, November 28, 2011	Sheet	25	of	56


HDD1
 30 SATA_STX_DRX_P0
 30 SATA_STX_DRX_N0
 30 SATA_DTX_SRX_N0
 30 SATA_DTX_SRX_P0
ODD
 30 SATA_STX_DRX_P1
 30 SATA_STX_DRX_N1
 30 SATA_DTX_SRX_N1
 30 SATA_DTX_SRX_P1

SATA_CALRP=35ohm,<1000mil
SATA_CALRN=35ohm,<1000mil










Del WL_Off#_2

11/16 Follow Q5WV8
Del W_DISABLE#_2




11/15 AMD check list for reserved.



Security Classification	Compal Secret Data			Title	
Issued Date	2011/07/08	Deciphered Date	2015/07/08	Hudson-M2/M3-SATA/GBE/HWM	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
File Name	Document Number	Revision	Date	Sheet	of
QCL51 LA-8712P	QCL51 LA-8712P	0.1	Monday, November 28, 2011	26	56


FCH_PCIE_RST# IS FOR PCIE DEVICES ON Hudson-M2/M3




ThermTRIP: Need level shift from +3VALV to +1.5V Note: Ensure FCH internal pull-up resistor to +3.3V S5 is disabled to prevent leakage when APU is powered down.

SM bus 0-->S0 PWR domain SM bus 1-->S5 PWR domain


FCH GEVENT# (S5 domain) with isolation circuit to avoid leakage



Add USB_OC0#



For FCH internal debug use










Del MINI2_CLKREQ# PH.



Del FCH_GPIO187



11/15 RF




Project SKU ID	
GPIO189 (use VGA)	(LWO) R44 (HYES) R45
GPIO190 (use PX)	(LNO) R44 (HYES) R45
GPIO188	(RD) R46 (R45) R46
GPIO187 (Reserved)	

DIS is High DIS is High

STRAP PINS

Change to SPI



	PCI_CLK1	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	RTC_CLK
PULL HIGH	ALLOW PCI GEN2 DEFAULT	USE DEBUG STRAPS	NON_FUSION CLOCK MODE	EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM DEFAULT	S5 PLUS MODE DISABLED DEFAULT
PULL LOW	FORCE PCI GEN1	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED	CLKGEN DISABLE	SPI ROM	S5 PLUS MODE ENABLED




DEBUG STRAPS

FCH HAS 15K INTERNAL PU FOR PCI_AD[27:23]

	PCI_AD27	PCI_AD25	PCI_AD24	PCI_AD23
No external R	USE PCI PLL DEFAULT	Normal REFCLK termination DEFAULT	USE DEFAULT PCI STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	Inverted REFCLK termination	USE EEPROM PCI STRAPS	ENABLE PCI MEM BOOT



Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2011/07/08	Deciphered Date	2015/07/08	Hudson-M2/M3-STRAP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FCH CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number	Rev	0.1
			QCL51 LA-8712P	Date: Monday, November 28, 2011 Sheet 28 of 56	



For FCH M2 - BOM option
VDDAN_11_SSUSB_S / VDDAN_11_SSUSB_S
Connected to VSS.

Del M2 BOM option.


M3 @-->SMT

AMD reply:
VDDAN_33_HWM_S: Please connect
it to +3.3V_S5 directly if HWM is not used.

VDDIO_AZ_S should be tied to
+3.3/1.5V_S5 rail if Wake on Ring
is supported


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/08	Deciphered Date	2015/07/08	Title	Hudson-M2/M3-POWER/GND
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FRONTRON CORPORATION EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
File No.	Document Number	Rev			
QCL51	LA-8712P	0.1			
Date:	Monday, November 28, 2011	Sheet	29	of 56	

SATA HDD1 Conn.




11/14 update footprint

ODD conn




11/05 update footprint

FAN













11/09 update footprint to VT.

Screw Hole




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/08	Deciphered Date	2015/07/08	Title HDD/ODD/FAN/SCREW
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF F&E DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number QCL51 LA-8712P
Date: Monday, November 28, 2011				Rev 0.1
Sheet 30 of 56				



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2011/06/29	Deciphered Date	2011/06/29	Title	LAN&CardReader Realtek RTL8411	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						
Document Number	QCL51 LA-8712P				Rev	0.1
Date	Monday, November 28, 2011	Sheet	31	of	56	

WLAN

Mini Card Power Rating			
Power	Primary Power (mA)		Auxiliary Power (mA)
	Peak	Normal	Normal
+3VS	1000	750	
+3V	330	250	250 (wake enable)
+1.5VS	500	375	5 (Not wake enable)






Control by EC


Del AOAC

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/08	Deciphered Date	2015/07/08	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				MINI1 CARD (WLAN) / MINI2 CARD (Option)
				Document Number
				QCL51 LA-8712P
Date: Monday, November 28, 2011				Sheet 32 of 56

Notes:
 Keep PVDD supply and speaker traces routed on the DGND plane.
 Keep away from AGND and other analog signals




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/29	Deciphered Date	2011/06/29	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
				Customer
				Document Number
				LA-8551P
				Rev
				0.1
Date: Monday, November 28, 2011				Sheet 33 of 56



2011.10.28 Change Sub-woofer Amp to TPA2011D1


Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/29	Deciphered Date	2011/06/29	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-8551P
Date: Monday, November 28, 2011				Rev 0.1
Sheet 34 of 56				

Headphone amplifier



Add net name


#DB 0930 need apply 30_0603 ohm P/N





DM6 connect EC_SMB2

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/29	Deciphered Date	2011/06/29	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Audio SPK/HP Amplifier
Size	Document Number	Rev		
Custom	LA-8551P	0.1		
Date:	Monday, November 28, 2011	Sheet	35	of 56






SPK conn



11/16 update footprint




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/04/07	Deciphered Date	2012/10/21	Title	Audio SPK Conn/Jack/MIC
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev			
Custom	QCL51 LA-8712P	0.1			
Date:	Monday, November 28, 2011	Sheet	36	of	56




KB932QF-A0_LQFP128_T4X14
Part Number = SA000055100

Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2011/07/08	Deciphered Date	2015/07/08	EC ENE KB930/9012			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number	Rev 0.1	Date: Monday, November 28, 2011
				QCL51 LA-8712P		Sheet 37 of 56	

Power Button




POWER/B




11/05 update footprint

ACCELEROMETER



11/09 add WLAN LED




On (WLAN_ON_LED#=L)
Off (WLAN_ON_LED#=H)


White
Amber

White

EC BIOS ROM




KB conn





11/05 update footprint

KSO16 and KSO17




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/08	Deciphered Date	2015/07/08	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number QCL51 LA-8712P Rev 0.1
Date:	Monday, November 28, 2011	Sheet	38	of 56



WLAN ON/OFF LED




Keyboard backlight Conn



AOAC power control

Del AOAC

T/P On/Off LED





Mute On/Off LED



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/08	Deciphered Date	2015/07/08	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				QCL51 LA-8712P
Date: Monday, November 28, 2011				Rev 0.1
Sheet 39 of 56				



11/24 move to sub board

USB3.0 Repeater











State	S0				S3, S4, S5			
Mode	CDP				DCP			
Control pin	CTL1	CTL2	CTL3	ILIM_SEL	CTL1	CTL2	CTL3	ILIM_SEL
	1	1	1	1	0	0	1	1


11/10 del check




11/16 update footprint
11/24 change pin definition



11/05 update footprint




11/05 update footprint




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/07/08	Deciphered Date	2015/07/08	Title	USB2.0 / USB3.0 / BT	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	QCL51 LA-8712P	
Date:	Monday, November 28, 2011	Sheet	41	of	56	

+5VALW TO +5VS (5A)




+3VALW TO +3VS (3.3A)





+1.5V TO +1.5VS (1.5A)


Del +1.5V to +1.5VS



+1.1VALW TO +1.1VS (1.1A)



Del arrow






VGA Power +1.5V to +1.5VSG (1.5A)


Del +1.5VSG and reserved on GPU

Del +3VSG and reserved on GPU

Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2011/07/08	Deciphered Date	2015/07/08	DC Interface	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number	QCL51 LA-8712P	Rev 0.1
			Date	Monday, November 28, 2011	Sheet 42 of 56




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/10/03	Deciphered Date	2014/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				QCL51 LA-8712P	0.1
				Date: Monday, November 28, 2011	Sheet 44 of 56




For KB930 --> Keep PU1 circuit
(Vth = 0.825V)

PH1 under CPU bottom side :
CPU thermal protection at 90 +/-3 degree C
Recovery at 56 +/-3 degree C

Rset = 3 * Rtmh
 $R_{hyst} = (R_{set} * R_{tml}) / (3 * R_{tml} - R_{set})$
 Rtmh at 90C = 7.8K, Rtml at 56C = 26.1K
 $R_{set} = 3 * 7.8K = 23.4K \implies 23.7K$
 $R_{hyst} = (23.4K * 26.1K) / (3 * 26.1K - 23.4K) = 11.12K \implies 11.3K$



Security Classification	Compal Secret Data		Title	
Issued Date	2011/10/03	Deciphered Date	2014/12/31	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FRP DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				PWR- BATTERY CONN
				Customer
				QCL51 LA-8712P
				Rev
				0.1
				Date: Monday, November 28, 2011 Sheet 45 of 56




Ipeak=5A
I_{max}=3.5A
F=500K
R_{trip}=113K, OCP=6.92A
Total Capacitor 150uF,

Ipeak=10A
I_{max}=7.5A
F=400K
R_{trip}=57.6K, OCP=16.39A
Total Capacitor 150uF,

(UMA 10A,400mils ,Via NO.= 20)


(5A,200mils ,Via NO.= 10)



For KB930 --> Keep PD301, PR317, PR319

Security Classification	Compal Secret Data		Title	
Issued Date	2011/10/03	Deciphered Date	2014/12/31	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number QC151 LA-8712P Date: Monday, November 28, 2011
				Rev 0.1 Sheet 46 of 56

for reverse input protection



2011/03/18
delete VIN voltage
detecting circuit


Vin Detector

	Min.	Typ	Max.
H-->L		17.33V	
L-->H		16.98V	

ILIM and external DPM
4.36A


Security Classification		Compal Secret Data	
Issued Date	2011/10/03	Deciphered Date	2014/12/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.			
PWR- CHARGER			
Title	Document Number	Rev	0.1
	LA-8712P		
Date:	Monday, November 28, 2011	Sheet	47 of 56



Security Classification	Compal Secret Data		Title	
Issued Date	2011/07/29	Deciphered Date	+1.8VP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number	Rev
			LA-8712P	0.1
			Date: Monday, November 28, 2011	Sheet 48 of 56


0.75Volt +/- 5%
 TDC 0.525A
 Peak Current 0.75A
 OCP Current 0.9A




I_{peak}=7.5A
 I_{max}=5.25A
 F=300K

Mode	Level	+0.75VSP	VITREF_1.5V
S5	L	off	off
S3	L	off	off
S0	H	on	on


Note: S3 - sleep ; S5 - power off



Security Classification		Compal Secret Data		Title	
Issued Date	2011/07/29	Deciphered Date	2012/07/29	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	0.1
				Title	
				PWR-1.5VP / +0.75VSP	
				Date:	Monday, November 28, 2011
				Sheet	49 of 56





Security Classification	Compal Secret Data		Title	
Issued Date	2011/07/29	Deciphered Date	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number	Rev
			LA-8712P	0.1
			Date: Monday, November 28, 2011	Sheet 50 of 56





Security Classification	Compal Secret Data		Compal Electronics, Inc. +1.2VSP/+2.5VSP LA-8712P	
Issued Date	2011/07/29	Deciphered Date		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Date:	Monday, November 28, 2011	Sheet	51	of 56

1.5VPCIEP
Peak Current 6A
OCP current 6A



(6A, 240mils, Via NO. = 12)


0.935VGSP
Peak Current 4.2A
current limited 6A




(4.2A, 460mils, Via NO. = 8.4)


Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2011/08/16	Deciphered Date	2012/08/15	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+1.5VPCIE/0.935V		
				Size	Document Number	Rev
				OCL51 LA-8712P		0.1
Date:	Monday, November 28, 2011	Sheet	52	of	56	

+VDDCI
TDC 2.2A
OCP current 3A



	VDDCI_VID
High	1V
Low	0.9V





After rev1 must change to 133k

After rev1 must change to 133k


APU_CORE_NB
 TDC 25A
 Peak Current 33A
 OCP current 40A
 Load line -4mV/A
 FSW=300kHz
 DCR 1.1mohm +/-5%
 TYP
 H/S Rds (on) : 11.7mohm , 14.5mohm
 L/S Rds (on) : 2.6mohm , 3.2mohm

APU_core
 TDC 36A
 Peak Current 50A
 OCP current 60A
 Load line -2.1mV/A
 FSW=300kHz
 DCR 1.1mohm +/-5%
 TYP
 H/S Rds (on) : 11.7mohm , 14.5mohm
 L/S Rds (on) : 2.6mohm , 3.2mohm

Security Classification	Compal Secret Data		Title	
Issued Date	2011/04/18	Deciphered Date	2015/07/08	Compal Electronics, Inc.
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				CPU COREP Size Document Number Date: Monday, November 28, 2011 Sheet 54 of 58


+APU_CORE

+APU_CORE




+APU_CORE

Local



+APU_CORE_NB


+APU_CORE_NB



capacitors under processor on bottom side of board

+APU_CORE_NB

Local





+VGA_CORE

+VGA_CORE


+VDDC

+VDDCI

+VDDCI



Security Classification		Compal Secret Data		Title	
Issued Date	2011/07/29	Deciphered Date		Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size A3	Document Number LA-8712P
				Date: Monday, November 28, 2011	Rev 0.1
				Sheet 55	of 56



Ipeak=59A
 Imax=45.7A
 F=300kHz
 Total capacitor
 1460u
 ESR=1.8m ohm