

# Compal Confidential

## Huayra DIS (QCL51) Schematics Document

### AMD Comal Platform

### AMD Trinity APU / Hudson FCH / ATI Thames XT M2

### Muxless/UMA / PX 5.0

2012-01-04

LA-8712P REV: 0.3

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/07/08	Deciphered Date	2015/07/08	Title	SCHEMATICS, MB A8712	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401915	Rev A
				Date:	Tuesday, January 10, 2012	Sheet 1 of 57


# Compal Confidential

Model Name : QCL51 AMD  
Board Name : LA-8712P

64M x16  
128M x 16  
VRAM DDR3  
page 19, 20


DDR3

# AMD Comal




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/07/08	Deciphered Date	2015/07/08	Title	SCHEMATICS, MB A8712	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401915	
Date:	Tuesday, January 10, 2012	Sheet	2	of	57	

# CLOCK DISTRIBUTION



# DISPLAY OUTPUT



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/08	Deciphered Date	2015/07/08	Title	SCHEMATICS, MB A8712
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	401915
				Date:	Tuesday, January 10, 2012
				Sheet	3 of 57
				Rev	A

# Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+APU_CORE	Core voltage for CPU	ON	OFF	OFF
+APU_CORE_NB	Voltage for On-die VGA of APU	ON	OFF	OFF
+VGA_CORE	0.95-1.2V switched power rail	ON	OFF	OFF
+VDDCI	0.95-1.2V switched power rail	ON	OFF	OFF
+0.75VS	0.75V switched power rail for DDR terminator	ON	ON	OFF
+0.935VGS	0.935V switched power rail for VGA	ON	OFF	OFF
+1.1ALW	1.1V switched power rail for FCH	ON	ON	ON*
+1.1VS	1.1V switched power rail for FCH	ON	OFF	OFF
+1.2VS	1.2V switched power rail for APU	ON	OFF	OFF
+1.5V	1.5V power rail for CPU VDDIO and DDR	ON	ON	OFF
+1.5V_PCIE	1.5V switched power rail	ON	OFF	OFF
+1.8VGS	1.8V switched power rail	ON	OFF	OFF
+2.5VS	2.5V for CPU_VDDA	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+LAN_VDD_3V3	3.3V power rail for LAN	ON	ON	ON
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+VSB	VSB always on power rail	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

Note : ON\* means that this power plane is ON only with AC power available, otherwise it is OFF.

x = 1 is read cmd, x= 0 is write cmd.

## External PCI Devices

Device	IDSEL#	REQ#/GNT#	Interrupts

## EC SM Bus1 address

## EC SM Bus2 address

Device	Address	HEX	Device	Address	HEX
Smart Battery	0001 011X b	16H	ADI ADM1032 (GPU)	1001 101X b	9AH
			SB-TSI (APU)	1001 100X b	98H
			LVDS TR	1010 100X b	A8H
			VGA Internal Thermal	1000 001X b	82H

## FCH (S0)

### SM Bus 0 address

## FCH (S0~S5)

### SM Bus 1 address

Device	Address	HEX	Device	Address	HEX
DDR DIMM1	1010 000X b	A0	Touch pad		
DDR DIMM2	1010 001X b	A2			
Amplifier					

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON	HIGH	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1(Power On Suspend)	LOW	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

## Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra/Rb	100K +/- 5%			
Board ID	Ra / Rb	V <sub>AD_BID</sub> min	V <sub>AD_BID</sub> typ	V <sub>AD_BID</sub> max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	1.8K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

## BOM Option Table

BOM Structure	Description	DIS	PX@ DIS@ Tha@
PX@	PX function	UMA	UMA@
DIS@			
UMA@			
Tha@			

## BOM Config

ZZZ1  
DIS@  
PCB  
Part Number = DA8000SH00  
PCB 00H LA-8712P REV0 M/B


ZZZ2  
UMA@  
PCB  
Part Number = DA6000T500  
PCB 00H LA-8712P REV0 M/B

ZZZ3  
DIS@  
X7638732L01  
Part Number = X7638732L01

## BOARD ID Table

Board ID	PCB Revision
0	DB
1	SI

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/08	Deciphered Date	2015/07/08	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				401915
				Rev A
Date: Tuesday, January 10, 2012				Sheet 4 of 57





AMD APU FS1R2	
0.7-1.475V	VDD CORE 60A
0.7-1.475V	VDDNB 44A
+2.5VS	VDDA 0.5A
+1.5V	VDDIO 3.2A
+1.2VS	VDDR 8.5A



RAM DDRIII SODIMMX2	
+1.5V	VDD_MEM 4A
+0.75VS	VTT_MEM 0.5A

VGA ATI Chelsea Pro	
0.85-1.1V	VDDC 28A
0.9-1.0V	VDDCI 4.6A
+0.935VGS	DP/A_VDDC: 125 mA SPV10: 100 mA PCI_E_VDDC: 1100 mA DP/A_E_VDD10: 880 mA
+1.5VGS	VDDR1: 1200 mA
+1.8VGS	PLL_PVDD: 75 mA TSVDD: 5 mA AVDD: 70 mA VDD1DI: 45 mA VDD_CT: 17mA PCI_E_VDDR: 440 mA DP/A_F_VDD18: 990 mA SPV18: 50mA MPV18: 150mA
+3VGS	VDDR3: 60 mA

VRAM 512/1GB/2GB 64M / 128Mx16 * 4 / 8	
+1.5VGS	2.4 A

FCH AMD Hudson M3	
+1.1VS	VDDPL_11_DAC: 7 mA VDDAN_11_ML: 226 mA VDDCR_11: 1007 mA VDDAN_11_CLK: 340 mA VDDAN_11_PCIE: 1088 mA VDDAN_11_SATA: 1337 mA
+1.1VALW	VDDAN_11_USB_S: 140 mA VDDCR_11_USB_S: 42 mA VDDAN_11_SSUSB_S: 282 mA VDDCR_11_SSUSB_S: 424 mA VDDCR_11_S: 187 mA VDDPL_11_SYS: 70 mA VDDCR_11_GBE_S: 63mA
+3VS	VDDIO_33_PCIGP: 102 mA VDDPL_33_SYS: 47 mA VDDPL_33_DAC: 20 mA VDDPL_33_ML: 12 mA VDDAN_33_DAC: 30 mA VDDCR_33_PCIE: 11 mA VDDPL_33_SATA: 12 mA VDDPL_33_USB_S: 14 mA
+3VALW	VDDPL_33_SSUSB_S: 11 mA VDDIO_AZ_S: 26 mA VDDAN_33_USB_S: 470 mA VDDIO_33_S: 59 mA VDDXL_33_S: 5 mA VDDAN_33_HMM_S: 12 mA VDDIO_GBE_S: 145mA VDDIO_33_GBE_S: 2mA
GND	VDDIO_33_GBE_S VDDCR_11_GBE_S VDDIO_GBE_S
RTC BAT	VDDBT_RTC_G

13 PCIE\_GTX\_C\_FRX\_P[0..15]   
 13 PCIE\_GTX\_C\_FRX\_N[0..15] 

PCIE\_FTX\_C\_GRX\_P[0..15] 13   
 PCIE\_FTX\_C\_GRX\_N[0..15] 13 

GPU

GPU

JCPU1A PCI EXPRESS

PCIE GTX C FRX	PCIE GTX C FRX	P_GFX_RXP	P_GFX_RXN	P_GFX_TXP	P_GFX_TXN
PCIE GTX C FRX_P0	AB8	P_GFX_RXP0	P_GFX_RXN0	P_GFX_TXP0	P_GFX_TXN0
PCIE GTX C FRX_P1	AA9	P_GFX_RXP1	P_GFX_RXN1	P_GFX_TXP1	P_GFX_TXN1
PCIE GTX C FRX_P2	AA8	P_GFX_RXP2	P_GFX_RXN2	P_GFX_TXP2	P_GFX_TXN2
PCIE GTX C FRX_P3	AA6	P_GFX_RXP3	P_GFX_RXN3	P_GFX_TXP3	P_GFX_TXN3
PCIE GTX C FRX_P4	Y9	P_GFX_RXP4	P_GFX_RXN4	P_GFX_TXP4	P_GFX_TXN4
PCIE GTX C FRX_P5	W8	P_GFX_RXP5	P_GFX_RXN5	P_GFX_TXP5	P_GFX_TXN5
PCIE GTX C FRX_P6	V8	P_GFX_RXP6	P_GFX_RXN6	P_GFX_TXP6	P_GFX_TXN6
PCIE GTX C FRX_P7	U9	P_GFX_RXP7	P_GFX_RXN7	P_GFX_TXP7	P_GFX_TXN7
PCIE GTX C FRX_P8	U8	P_GFX_RXP8	P_GFX_RXN8	P_GFX_TXP8	P_GFX_TXN8
PCIE GTX C FRX_P9	U6	P_GFX_RXP9	P_GFX_RXN9	P_GFX_TXP9	P_GFX_TXN9
PCIE GTX C FRX_P10	T7	P_GFX_RXP10	P_GFX_RXN10	P_GFX_TXP10	P_GFX_TXN10
PCIE GTX C FRX_P11	R8	P_GFX_RXP11	P_GFX_RXN11	P_GFX_TXP11	P_GFX_TXN11
PCIE GTX C FRX_P12	R6	P_GFX_RXP12	P_GFX_RXN12	P_GFX_TXP12	P_GFX_TXN12
PCIE GTX C FRX_P13	P8	P_GFX_RXP13	P_GFX_RXN13	P_GFX_TXP13	P_GFX_TXN13
PCIE GTX C FRX_P14	N8	P_GFX_RXP14	P_GFX_RXN14	P_GFX_TXP14	P_GFX_TXN14
PCIE GTX C FRX_P15	M8	P_GFX_RXP15	P_GFX_RXN15	P_GFX_TXP15	P_GFX_TXN15
PCIE GTX C FRX_N0	R8	P_GFX_RXN0	P_GFX_TXN0	P_GFX_TXN0	P_GFX_TXN0
PCIE GTX C FRX_N1	R6	P_GFX_RXN1	P_GFX_TXN1	P_GFX_TXN1	P_GFX_TXN1
PCIE GTX C FRX_N2	P8	P_GFX_RXN2	P_GFX_TXN2	P_GFX_TXN2	P_GFX_TXN2
PCIE GTX C FRX_N3	N8	P_GFX_RXN3	P_GFX_TXN3	P_GFX_TXN3	P_GFX_TXN3
PCIE GTX C FRX_N4	M8	P_GFX_RXN4	P_GFX_TXN4	P_GFX_TXN4	P_GFX_TXN4
PCIE GTX C FRX_N5	M7	P_GFX_RXN5	P_GFX_TXN5	P_GFX_TXN5	P_GFX_TXN5

GLAN/Card reader  
WLAN





GLAN/Card reader  
WLAN





P_GPP_RXP	P_GPP_RXN	P_GPP_TXP	P_GPP_TXN
P_GPP_RXP0	P_GPP_RXN0	P_GPP_TXP0	P_GPP_TXN0
P_GPP_RXP1	P_GPP_RXN1	P_GPP_TXP1	P_GPP_TXN1
P_GPP_RXP2	P_GPP_RXN2	P_GPP_TXP2	P_GPP_TXN2
P_GPP_RXP3	P_GPP_RXN3	P_GPP_TXP3	P_GPP_TXN3









UMI









UMI


P_UMI_RXP	P_UMI_RXN	P_UMI_TXP	P_UMI_TXN
P_UMI_RXP0	P_UMI_RXN0	P_UMI_TXP0	P_UMI_TXN0
P_UMI_RXP1	P_UMI_RXN1	P_UMI_TXP1	P_UMI_TXN1
P_UMI_RXP2	P_UMI_RXN2	P_UMI_TXP2	P_UMI_TXN2
P_UMI_RXP3	P_UMI_RXN3	P_UMI_TXP3	P_UMI_TXN3


31 PCIE\_DTX\_C\_FRX\_P0   
 31 PCIE\_DTX\_C\_FRX\_N0   
 32 PCIE\_DTX\_C\_FRX\_P1   
 32 PCIE\_DTX\_C\_FRX\_N1 


PCIE\_FTX\_C\_DRX\_P0 31   
 PCIE\_FTX\_C\_DRX\_N0 31   
 PCIE\_FTX\_C\_DRX\_P1 32   
 PCIE\_FTX\_C\_DRX\_N1 32 

25 UMI\_MTX\_C\_FRX\_P0   
 25 UMI\_MTX\_C\_FRX\_N0   
 25 UMI\_MTX\_C\_FRX\_P1   
 25 UMI\_MTX\_C\_FRX\_N1   
 25 UMI\_MTX\_C\_FRX\_P2   
 25 UMI\_MTX\_C\_FRX\_N2   
 25 UMI\_MTX\_C\_FRX\_P3   
 25 UMI\_MTX\_C\_FRX\_N3 

UMI\_FTX\_C\_MRX\_P0 25   
 UMI\_FTX\_C\_MRX\_N0 25   
 UMI\_FTX\_C\_MRX\_P1 25   
 UMI\_FTX\_C\_MRX\_N1 25   
 UMI\_FTX\_C\_MRX\_P2 25   
 UMI\_FTX\_C\_MRX\_N2 25   
 UMI\_FTX\_C\_MRX\_P3 25   
 UMI\_FTX\_C\_MRX\_N3 25 




 P\_ZVDDP W/S=8/12 mil, <3000mil



 P\_ZVSS W/S=8/12 mil, <3000mil

LOTES\_ACA-ZIF-109-P12-A\_FS1R2  
CONN@

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/08	Deciphered Date	2015/07/08	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <b>401915</b>
Date:	Tuesday, January 10, 2012	Sheet	6 of 57	Rev A



LOTES\_ACA-ZIF-109-P12-A\_FS1R2 CONN@



Security Classification	Compal Secret Data			Title	
Issued Date	2011/07/08	Deciphered Date	2015/07/08	SCHEMATICS, MB A8712	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D TO ANY OTHER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Docuement Number	Rev
				401915	A
				Date: Tuesday, January 10, 2012	Sheet 7 of 57

Figure 44: Schematic Diagram—DisplayPort, Transistor and VGA









Table with 2 columns: Security Classification, Compal Secret Data. Rows include Issued Date (2011/07/08), Deciphered Date (2015/07/08), and a title block for Compal Electronics, Inc. with document number 401915.


Close to APU (JCPU1)




Place near APU




Internal PU when no use HDT



11/14 Change net name



11/10 del debug connector








Security Classification

Table with 2 columns: Security Classification, Compal Secret Data. Rows include Issued Date (2011/07/08), Deciphered Date (2015/07/08), and a title block for Compal Electronics, Inc. with document number 401915.



Power Name	Consumption
VDD +CPU_CORE	<b>60A</b>
VDDNB +CPU_CORE_NB	<b>37A</b>
VDDIO +1.5V	<b>3.2A</b>
VDDP / VDDR +1.2VS	<b>5A / 3.5A</b>
VDDA +2.5VS	<b>0.75A</b>




**Decoupling Caps.**

Pop / @	330uF	220uF	47uF	22uF	10uF	4.7uF	0.22uF	0.01uF	3300pF	1nF	180pF
Pumori 2.0	0	19/11	7	5	17	3	1	1 / 1	13/3		
Comal	7 / 2	1	1	19/11	7	4	17	3	1	1 / 1	14/2
P5WS5	7 / 2	1	1	13	3	8	19	3	1	4	16


Security Classification	Compal Secret Data			Title		Compal Electronics, Inc.		
Issued Date	2011/07/08	Deciphered Date	2015/07/08	SHEMATICS, MB A8712				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc Number	401915		Rev	A
				Date:	Tuesday, January 10, 2012	Sheet	9 of 57	

HPD


Translator and eDP HPD  
From Translator or Conn.



CRT HPD  
From FCH




Panel ENBKL








eDP Panel ENVDD

Panel PWM







Security Classification	Compal Secret Data			Title	SCHEMATICS, MB A8712	
Issued Date	2011/07/08	Deciphered Date	2015/07/08	Doc No	401915	Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date	Tuesday, January 10, 2012	Sheet 10 of 57



**DIMM\_A REV H:4mm**  
 <Address: 00>



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/07/08	Deciphered Date	2015/07/08	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401915	A
				Date: Tuesday, January 10, 2012	Sheet 11 of 57





DIMM\_B REV H:8mm  
<Address: 01>

Security Classification				Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/08	Deciphered Date	2015/07/08	Title		SCHEMATICS, MB A8712	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D TO ANY OTHER DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	Document Number	Rev	Rev
				4202	401915	A	A
				Date:	Tuesday, January 10, 2012	Sheet	12 of 57

# LVDS Interface








Security Classification	Compal Secret Data	Compal Electronics, Inc.
Issued Date	2011/06/30	Deciphered Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Title <b>SCHEMATICS, MB A8712</b> Size Document Number <b>401915</b> Date Tuesday, January 10, 2012 Sheet 13 of 57



CONFIGURATION STRAPS			
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET			
RECOMMENDED SETTINGS (= DO NOT INSTALL RESISTOR 1 = INSTALL 10K RESISTOR X = DESIGN DEPENDANT NA = NOT APPLICABLE)			
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS <all internal PD>	RECOMMENDED SETTINGS
TX_PWRS_ENB	GPIO0	PCIe TRANSMITTER Power Saving Enable	0: 50% swing 1: Full swing X
TX_DEEMPH_EN	GPIO1	PCIe TRANSMITTER DE-EMPHASIS	0: disable 1: enable X
RSVD	GPIO2	Advertises PCIe speed when compliance test	0: 2.50T/s 1: 50T/s 0
RSVD	GPIO8	Internal use only. This Pad has an internal PD and Must be 0V at reset. The pad may be left unconnected.	0
RSVD	H2SYNC		0
RSVD	GPIO21		0
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM	0: disable 1: enable X
ROMIDCFG(z:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT GPIO13,12,11(config 2,1,0): internal PD. a) BIOS_ROM_EN=1, the config(z:0) defines the ROM type. b) BIOS_ROM_EN=0, the config(z:0) defines the primary aperture	XXXX Memory apertures 384E413:01 128MB 000 256MB 001 64MB 010
VIP_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS	0
BIF_VGA_DIS	GPIO9	VGA ENABLED	0
RSVD	GENERICC		0
AUD[1]	HSYNC	AUD[1] AUD[0] 0:0 No audio function 0:1 Audio for DisplayPort and HDMI if dongle is detected	11
AUD[0]	VSYSNC	1:0 Audio for DisplayPort only 1:1 Audio for both DisplayPort and HDMI	

**AMD RESERVED CONFIGURATION STRAPS**  
ALLOW FOR PULLUP PADS FOR THESE STRAPS BUT DO NOT INSTALL RESISTOR. IF THESE GPIOs ARE USED, THEY MUST KEEP "LOW" AND NOT CONFLICT DURING RESET

GPIO21 H2SYNC GENERICC GPIO2 GPIO8




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/30	Deciphered Date	2013/06/30	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATICS, MB A8712
Size	Document Number	401915	Rev	A
Date:	Tuesday, January 10, 2012	Sheet	14	of 57

Name	FCH Pin Assignments
PE_GPIO0	GPIO191
PE_GPIO1	GPIO192
PE_PWRGD	GPIO28


GPU\_Reset

PWREN




PXS\_PWREN=FCH GPIO192=PE\_GPIO1

+3.3VS TO +3.3VGS




+1.5V\_PCIE TO +1.5VGS

Add +1.5VGS DC DC





12/01 change PXS\_PWREN\_R to PXS\_PWREN#\_R

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/30	Deciphered Date	2013/06/30	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATICS, MB A8712
Size	C	Document Number	401915	Rev
Date	Tuesday, January 10, 2012	Sheet	15	A
		of	57	





Vendor	VRAM_ID0	VRAM_ID1	VRAM_ID2
Samsung 2GB PN:SA000047Q00	RV56	RV58	RV60
Hynix 2GB PN:SA00003YO70	RV59	RV58	RV60
Samsung 1GB PN:SA00004GS00	RV56	RV57	RV61
Hynix 1GB PN:SA000041S20	RV59	RV57	RV61




For Thramet: PX# 2160834000A10CHELSE\_FCBGA962  
RV63, RV64 non staff  
RV62, RV64, RV67, RV68=240ohm

2160834000A10CHELSE\_FCBGA962

This basic topology should be used for DRAM\_RST for DDR3/GDDR5. These Capacitors and Resistor values are an example only. The Series R and || Cap values will depend on the DRAM load and will have to be calculated for different Memory, DRAM Load and board to pass Reset Signal Spec.  
Place all these components very close to GPU (Within 25mm) and keep all component close to each other (within 5mm) except Rser2







VDDR1	CRB	Design
0.1u	6	6
1u	10	5
10u	6	5

VDD_CT	CRB	Design
0.1u	1	1
1u	3	3
10u	1	1


VDDR3	CRB	Design
1u	3	3
10u	1	1

VDDR4	CRB	Design
0.1u	1	1
1u	1	1



MPV18	CRB	Design
0.1u	2	1
1u	2	1
10u	1	1

SPV18	CRB	Design
0.1u	1	1
1u	1	1
10u	1	1


SPV10	CRB	Design
0.1u	1	1
1u	1	1
10u	1	1



VCC\_GPU\_SENSE & VSS\_GPU\_SENSE needs to be routed as differential pair



12/05 0.935V for Chelsea, and 1.0V for Thames BOM control from Power circuit.




Change power rail same as PCIE\_VDDC  
Must be connected to PCIE\_VDDC (0.935 V) on "Heathrow"/"Chelsea" for both BACO and non-BACO designs

For Chelsea, Delete 2\*1U

PCIE_VDDR	CRB	Design
0.1u	2	2
1u	1	1
10u	1	1

PCIE_VDDC	CRB	Design
1u	7	5 (1@)
10u	1	1

VDDC	CRB	Design
1u	30	25
10u	10	1
22u	0	1




11/29 +VGA\_CORE short with +VDDCI

(GDDR3/DDR3 1.12V@4A VDDCI)  
(GDDR5 1.12V@16A VDDCI)

VDDCI	CRB	Design
1u	10	9
10u	3	2
22u	0	1

VDDCI and VDDC should have separate regulators with a merge option on PCB  
For Madison, Park, Capilano, Robson, Seymour and Whistler, VDDCI and VDDC can share one common regulator



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/30	Deciphered Date	2013/06/30	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATICS, MB A8712
Size	Document Number	401915	Rev	A
Date:	Tuesday, January 10, 2012	Sheet	18	of 57








16 MDA[0..63] MDA[0..63]

16 MAA[13..0] MAA[13..0]



16 DOMA#[7..0] DOMA#[7..0]







16 QSA#[7..0] QSA#[7..0]

16 QSA#[7..0] QSA#[7..0]




Security Classification	Compal Secret Data		2013/06/30		Compal Electronics, Inc.		
Issued Date	2011/06/30		Deciphered Date		2013/06/30		
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.							
Title	SCHEMATICS, MB A8712					Rev	A
Size	Document Number 401915					Sheet	19 of 57
Date:	Tuesday, January 10, 2012		Sheet		19 of 57		







12/01 Swap DP0\_AUXP\_C/DP0\_AUXN\_C for vender guideline






Place via on each trace bus and let resistor very close the via





Security Classification	Compal Secret Data			Title	SCHEMATICS, MB A8712
Issued Date	2011/07/08	Deciphered Date	2015/07/08	Document Number	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Rev A
Date: Tuesday, January 10, 2012					Sheet 21 of 57

### Panel +LCDVDD Control




### Panel PWM Control






<Translator LVDS Output>

### LVDS Connector




no updated.  
11/10 follow QCL50


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/08	Deciphered Date	2015/07/08	Title	SCHMATICS, MB A8712
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401915
				Rev	A
				Date:	Tuesday, January 10, 2012
				Sheet	22 of 57




12/7 Swap signals for routing smoothly



Close to HDMI conn




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/07/08	Deciphered Date	2015/07/08	Title	SCHMATICS, MB A8712
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Rev	Document Number	Date	Sheet	of	Rev
A	401915	Tuesday, January 10, 2012	23	57	A





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/08	Deciphered Date	2015/07/08	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <b>401915</b>
Date: Tuesday, January 10, 2012				Rev A
Sheet 24 of 57				








PCI\_CALRP R=50ohm, 4mil, <1000mil  
 PCI\_CALRN R=50ohm, 4mil, <1000mil




For "EXT" CLK mode, input to PCIE,




25M\_X1 and 25M\_X1\_R=50ohm, 4mil  
 25M\_X2=50ohm, 4mil




RTC\_CLK\_R=50ohm, 4mil  
 RTC\_CLK=50ohm, 4mil




32K\_X1=50ohm, 4mil, <1500mil  
 32K\_X2=50ohm, 4mil, <1500mil



C1205, C1206  
 Change for G3  
 RTC timing issue  
 <improve amplitude>



For PCIE device reset on FS1 (GFX, GLAN, WLAN, LVDS Travis)



12/19 Change GPIO pin.

12/19 Change GPIO pin.


12/19 Change GPIO pin.

12/19 Change GPIO pin.


Project SKU ID	L(N)	H(Y)
GPIO189 (use VGA)	R44	R43
GPIO190 (use PX)	R46	R45

DIS is High

DIS is High




For EMI Requirement Close to U25




12/19 add PH to +3VS.

12/01 change to INTH for BIOS request




APU PG/APU\_RST#/LDT\_STP#: OD pin  
 DMA\_ACTIVE#: INVD, 0.8V threshold  
 PROCHOT#: IN, 0.8V threshold  
 LDT\_STP#: No use, NC  
 DMA active. The FCH drives the DMA\_ACTIVE# to APU to notify DMA activity. This will cause the APU to reestablish the UMI link quicker.



for ESD Close FCH Side



J1 for Clear CMOS Under RAM door



D23 close to U25 (FCH)

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/08	Deciphered Date	2015/07/08	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				401915
				Rev A
				Date: Tuesday, January 10, 2012
				Sheet 25 of 57


**HDD1**  
 30 SATA\_STX\_DRX\_P0  
 30 SATA\_STX\_DRX\_N0  
 30 SATA\_DTX\_SRX\_N0  
 30 SATA\_DTX\_SRX\_P0  
**ODD**  
 30 SATA\_STX\_DRX\_P1  
 30 SATA\_STX\_DRX\_N1  
 30 SATA\_DTX\_SRX\_N1  
 30 SATA\_DTX\_SRX\_P1

SATA STX DRX P0 AK19  
 SATA STX DRX N0 AM19  
 SATA DTX SRX N0 AL20  
 SATA DTX SRX P0 AN20  
 SATA STX DRX P1 AN22  
 SATA STX DRX N1 AL22  
 SATA DTX SRX N1 AH20  
 SATA DTX SRX P1 AJ20



**U25B**  
 SATA\_TX0P  
 SATA\_TX0N  
 SATA\_RX0N  
 SATA\_RX0P  
 SATA\_TX1P  
 SATA\_TX1N  
 SATA\_RX1N  
 SATA\_RX1P  
 SATA\_TX2P  
 SATA\_TX2N  
 SATA\_RX2N  
 SATA\_RX2P  
 SATA\_TX3P  
 SATA\_TX3N  
 SATA\_RX3N  
 SATA\_RX3P  
 SATA\_TX4P  
 SATA\_TX4N  
 SATA\_RX4N  
 SATA\_RX4P  
 SATA\_TX5P  
 SATA\_TX5N  
 SATA\_RX5N  
 SATA\_RX5P  
 NC6  
 NC7  
 NC8  
 NC9  
 NC10  
 NC11  
 NC12  
 NC13  
 SATA\_CALRP  
 SATA\_CALRN  
 SATA\_LED#  
 SATA\_LED#  
 SATA\_ACT#/GPIO67  
 SATA\_X1  
 SATA\_X2  
 FANOUT0/GPIO52  
 FANOUT1/GPIO53  
 FANOUT2/GPIO54  
 FANIN0/GPIO56  
 FANIN1/GPIO57  
 FANIN2/GPIO58  
 ODD\_PWR  
 TEMPIN0/GPIO171  
 TEMPIN1/GPIO172  
 TEMPIN2/GPIO173  
 TEMPIN3/TALERT#/GPIO174  
 VIN0/GPIO175  
 VIN1/GPIO176  
 VIN2/SDAT1#/GPIO177  
 VIN3/SDATO#/GPIO178  
 VIN4/SLOAD\_1/GPIO179  
 VIN5/SCLK\_1/GPIO180  
 VIN6/GBE\_STAT3/GPIO181  
 VIN7/GBE\_LED3/GPIO182  
 NC1  
 NC2  
 NC3  
 NC4  
 NC5

**HUDSON-2**  
 SD\_CLK/CLK\_2/GPIO73  
 SD\_CMD/LOAD\_2/GPIO74  
 SD\_CD/GPIO75  
 SD\_WP/GPIO76  
 SD\_DATA0/SDAT1\_2/GPIO77  
 SD\_DATA1/SDATO\_2/GPIO78  
 SD\_DATA2/GPIO79  
 SD\_DATA3/GPIO80  
 GBE\_COL  
 GBE\_CRS  
 GBE\_MDCK  
 GBE\_MDIO  
 GBE\_RXCLK  
 GBE\_RXD3  
 GBE\_RXD0  
 GBE\_RXD1  
 GBE\_RXD0  
 GBE\_RXCTL/RXDV  
 GBE\_RXERR  
 GBE\_TXCLK  
 GBE\_TXD3  
 GBE\_TXD2  
 GBE\_TXD1  
 GBE\_TXD0  
 GBE\_TXCTL/TXEN  
 GBE\_PHY\_PD  
 GBE\_PHY\_RST#  
 GBE\_PHY\_INTR  
 V6 FCH\_SPI\_MISO  
 V5 FCH\_SPI\_MOSI  
 V3 FCH\_SPI\_CLK\_R  
 T6 FCH\_SPI\_CS#  
 C1 FCH\_SPI\_WP#  
 FCH\_CRT\_R  
 FCH\_CRT\_G  
 FCH\_CRT\_B  
 FCH\_CRT\_HSYNC  
 FCH\_CRT\_VSYNC  
 FCH\_CRT\_DDC\_SDA  
 FCH\_CRT\_DDC\_SCL  
 FCH\_CRT\_HPDP  
 ML\_VGA\_AUXP\_C  
 ML\_VGA\_AUXN\_C  
 AUXCAL  
 ML\_VGA\_L0P  
 ML\_VGA\_L0N  
 ML\_VGA\_L1P  
 ML\_VGA\_L1N  
 ML\_VGA\_L2P  
 ML\_VGA\_L2N  
 ML\_VGA\_L3P  
 ML\_VGA\_L3N  
 FCH\_CRT\_HPDP  
 VIN0/GPIO175  
 VIN1/GPIO176  
 VIN2/SDAT1#/GPIO177  
 VIN3/SDATO#/GPIO178  
 VIN4/SLOAD\_1/GPIO179  
 VIN5/SCLK\_1/GPIO180  
 VIN6/GBE\_STAT3/GPIO181  
 VIN7/GBE\_LED3/GPIO182  
 NC1  
 NC2  
 NC3  
 NC4  
 NC5

**W25Q32BVSSIG 8P**  
 AL14  
 AN14  
 AH12  
 AH12  
 AK13  
 AH13  
 AH15  
 AH15  
 AL14  
 AC4  
 AD3  
 AD3  
 AD9  
 AD9  
 AW0  
 AW0  
 AB8  
 AB8  
 AF7  
 AF7  
 AD7  
 AD7  
 AG8  
 AG8  
 AD1  
 AD1  
 AB7  
 AB7  
 AE9  
 AE9  
 AG6  
 AG6  
 AE8  
 AE8  
 AD8  
 AD8  
 AB9  
 AB9  
 AC2  
 AC2  
 AA7  
 AA7  
 W9  
 W9  
 GBE\_COL / GBE\_CRS / GBE\_MDIO  
 GBE\_RXERR / Left unconnected.  
 FCH\_SCL V1.20 19-35  
 R35 1 2 0 0402 5% FCH\_SPI\_CLK  
 R901 1 2 715 0402 1%  
 R903 1 2 100 0402 1%  
 R5 1 2 10K 0402 5%  
 R6 1 2 10K 0402 5%  
 R7 1 2 10K 0402 5%  
 R8 1 2 10K 0402 5%  
 R9 1 2 10K 0402 5%  
 P3 1 2 10K 0402 5%  
 R10 1 2 10K 0402 5%  
 M1 1 2 10K 0402 5%  
 R11 1 2 10K 0402 5%  
 M5 1 2 10K 0402 5%  
 R12 1 2 10K 0402 5%  
 AG16  
 AH16  
 A28  
 NC3  
 G27  
 L4



**SATA\_CALRP=35ohm,<1000mil**  
**SATA\_CALRN=35ohm,<1000mi**



**GBE\_PHY\_INTR**  
 Pulled-up to +3.3V\_S5 with a 10-KΩ 5% resistor.  
 FCH\_SCL V1.20 #19-35  
 +3VALW  
 GBE\_PHY\_INTR  
 10K 0402 5% R892  
 Removed RGMII/MII support and updated termination  
 requirements for GBE\_COL, GBE\_CRS, GBE\_RXERR  
 and GBE\_MDIO when RGMII/MII interface is not used.  
 FCH DGV1.20 / SCL V1.20

**AUXCAL <1000mil**










Security Classification		Compal Secret Data		Title	
Issued Date	2011/07/08	Deciphered Date	2015/07/08	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED, COPIED, OR DISCLOSED TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401915	A
				Date: Tuesday, January 10, 2012	Sheet 26 of 57

FCH\_PCIE\_RST# IS FOR PCIE DEVICES ON Hudson-M2/M3

**THERMTRIP:**  
Need level shift from +3VALW to +1.5V  
Note: Ensure FCH internal pull-up resistor to +3.3V S5 is disabled to prevent leakage when APU is powered down.

SM bus 0 -> S0 PWR domain  
SM bus 1 -> S5 PWR domain

FCH GEVENT (S5 domain) with isolation circuit to avoid leakage



Hudson-M2/M3  
EHCI CTL  
DEV 20, Fn 5  
<Disable CTL>

Hudson-M2  
EHCI CTL  
DEV 22, Fn 2  
<Disable CTL of M2>

Hudson-M3  
xHCI CTL  
DEV 16, Fn 1  
xHCI CTL  
DEV 16, Fn 0

Hudson-M2/M3  
EHCI CTL  
DEV 19, Fn 2

Hudson-M2/M3  
EHCI CTL  
DEV 16, Fn 2  
<Support Wakeup>

USBSS\_CALRP=350hm,<1000mil  
USBSS\_CALRN=350hm,<1000mi


Hudson-M3  
xHCI CTL  
DEV 16, Fn 1  
xHCI CTL  
DEV 16, Fn 0

Security Classification	Compal Secret Data	Title	
Issued Date	2011/07/08	Deciphered Date	2015/07/08
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		SCHEMATICS, MB A8712	
Size	Document Number	Rev	A
401915			
Date:	Tuesday, January 10, 2012	Sheet	27 of 57

# STRAP PINS

Change to SPI



	PCI_CLK1	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	RTC_CLK
<b>PULL HIGH</b>	ALLOW PCIE GEN2 DEFAULT	USE DEBUG STRAPS	NON_FUSION CLOCK MODE	EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM	S5 PLUS MODE DISABLED DEFAULT
<b>PULL LOW</b>	FORCE PCIE GEN1	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLE	SPI ROM DEFAULT	S5 PLUS MODE ENABLED



# DEBUG STRAPS


FCH HAS 15K INTERNAL PU FOR PCI\_AD[27:23]

	PCI_AD27	PCI_AD25	PCI_AD24	PCI_AD23
<b>No external R</b>	USE PCI PLL DEFAULT	Normal REFCLK termination DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
<b>PULL LOW</b>	BYPASS PCI PLL	Inverted REFCLK termination	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT







### SATA HDD1 Conn.




### ODD conn



### FAN


























### Screw Hole




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/08	Deciphered Date	2015/07/08	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATICS, MB A8712	
				Document Number	Rev
				401915	A
				Date:	Sheet
				Tuesday, January 10, 2012	30 of 57

<SI>Update JFAN1



Security Classification	2011/06/29	Deciphered Date	2011/06/29	Title	Compal Electronics, Inc.
Issued Date	2011/06/29	Deciphered Date	2011/06/29	Sheet	31 of 57
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAI DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
<p style="text-align: center;"><b>SCHEMATICS, MB A8712</b></p> <p style="text-align: center;">Document Number: <b>401915</b></p> <p style="text-align: center;">Date: Tuesday, January 10, 2012</p>					

# WLAN



Mini Card Power Rating			
Power	Primary Power (mA)		Auxiliary Power (mA)
	Peak	Normal	Normal
+3VS	1000	750	
+3V	330	250	250 (wake enable)
+1.5VS	500	375	5 (Not wake enable)


Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/07/08	Deciphered Date	2015/07/08	Title	SCHEMATICS, MB A8712	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401915	
Date:	Tuesday, January 10, 2012	Sheet	32	of	57	



Notes:  
 Keep PVDD supply and speaker traces routed on the DGND plane.  
 Keep away from AGND and other analog signals


Place AVDD, PVDD, and DVDD cap close to Codec (UA5)

PLACE CLOSE TO UA5 PIN 13




PLACE CLOSE TO UA5 PIN 14

12/5 Audio jack change to normal open, so remove MOS





Close to Audio Codec (UA5)







Need confirmed.

12/7 Change to single package




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/29	Deciphered Date	2011/06/29	Title	SCHMATICS, MB A8712
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Rev	A	Document Number	LA-8551P	Date:	Tuesday, January 10, 2012
				Sheet	33 of 57

RA53 need under or near UA5



C209, C210, CA87, CA89 close to Codec (UA5)




CONFIDENTIAL

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/29	Deciphered Date	2011/06/29	Title
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				<b>SCHMATICS, MB A8712</b>
				Document Number
Date:	Tuesday, January 10, 2012		Sheet	34 of 57


# Headphone amplifier

12/05 Add LPF for HP requirement




<SI> BOM update :RA20,RA21 4.7K-->0  
CA24,CA23 SMT-->@

12/05 Connect HP AMP SMBus to EC








12/05 Reserve level shift Connect to EC




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/29	Deciphered Date	2011/06/29	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATICS, MB A8712
Date: Tuesday, January 10, 2012			Sheet 35 of 57	Rev A

# SPK conn







Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2009/04/07	Deciphered Date	2012/10/21
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title SCHEMATICS, MB A8712
Size	Document Number	Rev	A
Custom	401915	Date:	Tuesday, January 10, 2012
		Sheet	36 of 57




Analog Project ID definition

Analog Board ID definition




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/08	Deciphered Date	2015/07/08	Title	SCHEMATICS, MB A8712
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	B	Document Number	401915		Rev
Date	Tuesday, January 10, 2012	Sheet	37 of 57		A



### Power Button




### POWER/B



### ACCELEROMETER




### EC BIOS ROM




### KB conn

<SI>Update JKB1 pin define



Membrane Down contact




The KB pin define must opposite

KSO15	C1380	1	2	100P_0402_50V8J
KSO14	C1383	1	2	100P_0402_50V8J
KSO13	C1384	1	2	100P_0402_50V8J
KSO12	C1386	1	2	100P_0402_50V8J
KSI0	C1388	1	2	100P_0402_50V8J
KSO11	C1390	1	2	100P_0402_50V8J
KSO10	C1392	1	2	100P_0402_50V8J
KSI1	C1394	1	2	100P_0402_50V8J
KSI2	C1396	1	2	100P_0402_50V8J
KSO9	C1398	1	2	100P_0402_50V8J
KSI3	C1400	1	2	100P_0402_50V8J
KSO8	C1402	1	2	100P_0402_50V8J
KSO3	C1389	1	2	100P_0402_50V8J
KSI4	C1391	1	2	100P_0402_50V8J
KSO2	C1393	1	2	100P_0402_50V8J
KSO1	C1395	1	2	100P_0402_50V8J

KSO16	C1378	1	2	100P_0402_50V8J
KSO17	C1379	1	2	100P_0402_50V8J
KSO7	C1381	1	2	100P_0402_50V8J
KSO6	C1382	1	2	100P_0402_50V8J
KSO5	C1385	1	2	100P_0402_50V8J
KSO4	C1387	1	2	100P_0402_50V8J
KSO0	C1397	1	2	100P_0402_50V8J
KSI5	C1399	1	2	100P_0402_50V8J
KSI6	C1401	1	2	100P_0402_50V8J
KSI7	C1403	1	2	100P_0402_50V8J


Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/08	Deciphered Date	2015/07/08	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				401915
				Rev A
Date: Tuesday, January 10, 2012				Sheet 38 of 57

### TP Conn




### Finger printer


12/06 Change FPR pin define



### Keyboard backlight Conn




12/06 Change keyboard back light conn



The JP14 pin define must opposite



### T/P On/Off LED



EC pin


Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.
Issued Date	2011/07/08	Deciphered Date	2015/07/08	SCHEMATICS, MB A8712
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number 401915
Date:	Tuesday, January 10, 2012	Sheet	39	of 57

**USB Charger**





State	S0				S3, S4, S5			
Mode	CDP				DCP			
Control pin	CTL1	CTL2	CTL3	ILIM_SEL	CTL1	CTL2	CTL3	ILIM_SEL
	1	1	1	1	0	0	1	1











**USB3.0 Repeater**



Place near FCH









Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/07/08	Deciphered Date	2015/07/08	Title	SCHEMATICS, MB A8712	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Part Number	401915	Rev A
Date:	Tuesday, January 10, 2012	Sheet	41 of 57			




**+5VALW TO +5VS (5A)**



**+1.1VALW TO +1.1VS (1.1A)**



**+3VALW TO +3VS (3.3A)**





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/08	Deciphered Date	2015/07/08	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATICS, MB A8712
Size	Custom	Document Number	401915	Rev
Date:	Tuesday, January 10, 2012	Sheet	42	of 57

Boot


Enter S3

S3 Resume

Shut Down



Security Classification	Compal Secret Data		File	Compal Electronics, Inc.
Issued Date	2015/07/08	Designated Date	2015/07/08	SCHEMATICS, MB A8712
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS INFORMATION MUST BE TRANSMITTED FROM THE SHEETS OF THIS DRAWING TO THE EXTENT OF THE INFORMATION OF COMPAL ELECTRONICS, INC. AND MAY BE USED BY OR FOR ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				
Project Number	401915	Rev	1	A
Date	Issued: January 13, 2015	Page	21	27




Security Classification	Compal Secret Data	
Issued Date	2011/10/03	Deciphered Date
		2014/12/31

Title		<b>Compal Electronics, Inc.</b>	
		<b>SCHEMATICS, MB A8712</b>	

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Document Number	Rev
401915	A
Date:	Tuesday, January 10, 2012
Sheet	44 of 57



For KB930 --> Keep PU1 circuit  
(Vth = 0.825V)

PH1 under CPU bottom side :  
CPU thermal protection at 90 +3 degree C  
Recovery at 56 +3 degree C


$$Rset = 3 * Rtmh$$

$$Rhyst = (Rset * Rtml) / (3 * Rtml - Rset)$$

$$Rtmh \text{ at } 90C = 7.8K, Rtml \text{ at } 56C = 26.1K$$


$$Rset = 3 * 7.8K = 23.4K \implies 23.7K$$

$$Rhyst = (23.4K * 26.1K) / (3 * 26.1K - 23.4K) = 11.12K \implies 11.3K$$



Active point = 114W  
Recovery point = 88W

Security Classification	Compal Secret Data		Title	
Issued Date	2011/10/03	Deciphered Date	2014/12/31	SCHEMATICS, MB A8712
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev A
Date: Tuesday, January 10, 2012			Sheet	45 of 57




**I<sub>peak</sub>=5A**  
**I<sub>max</sub>=3.5A**  
**F=500K**  
**R<sub>trip</sub>=113K, OCP=6.92A**  
**Total Capacitor 150uF,**

**I<sub>peak</sub>=10A**  
**I<sub>max</sub>=7.5A**  
**F=400K**  
**R<sub>trip</sub>=57.6K, OCP=16.39A**  
**Total Capacitor 150uF,**

(UMA 10A,400mils ,Via NO.= 20)


(5A,200mils ,Via NO.= 10)



**For KB930 --> Keep PD301, PR317, PR319**

Security Classification	Compal Secret Data			Title	
Issued Date	2011/10/03	Deciphered Date	2014/12/31	Schematics, MB A8712	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D TO ANY OTHER DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Date: Tuesday, January 10, 2012				Sheet	46 of 57

for reverse input protection




2011/03/18  
delete VIN voltage  
detecting circuit

**Vin Detector**

	Min.	Typ	Max.
H-->L		17.33V	
L-->H		16.98V	

ILIM and external DPM  
4.36A


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/10/03	Deciphered Date	2014/12/31	Title	<b>SCHEMATICS, MB A8712</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-8712P
Date:	Tuesday, January 10, 2012	Sheet	47	of	57




Security Classification	Compal Secret Data		Title	
Issued Date	2011/07/29	Deciphered Date	SCHEMATICS, MB A8712	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number	Rev
			LA-8712P	A
Date:			Tuesday, January 10, 2012	Sheet 48 of 57




0.75Volt +/- 5%  
 TDC 0.525A  
 Peak Current 0.75A  
 OCP Current 0.9A



Security Classification		Compal Secret Data		Title	
Issued Date	2011/07/29	Deciphered Date	2012/07/29	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Custom	A
				LA-8712P	
Date: Tuesday, January 10, 2012				Sheet	49 of 57




Security Classification	Compal Secret Data		Title	<b>Compal Electronics, Inc.</b>	
Issued Date	2011/07/29	Deciphered Date	Document Number	<b>SCHEMATICS, MB A8712</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			LA-8712P	Rev	A
Date:	Tuesday, January 10, 2012		Sheet	50	of 57



**I<sub>peak</sub>=8.5A**  
**I<sub>max</sub>=5.95A**  
**F=290K**



**+1.2VSP**  
**I<sub>ocp</sub>=13A**



**+2.5VSP**  
**I<sub>ocp</sub>=13A**


Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/29	Deciphered Date	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number	Rev A
			LA-8712P	
Date:	Tuesday, January 10, 2012	Sheet	51	of 57

1.5VPCIEP  
Peak Current 6A  
OCP current 6A



(6A,240mils ,Via NO.= 12)


1V GSP  
Peak Current 4.2A  
current limited 6A




(4.2A,460mils ,Via NO.= 8.4)

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/16	Deciphered Date	2012/08/15	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATICS, MB A8712	
				Document Number	Rev
				401915	A
				Date: Tuesday, January 10, 2012	Sheet 52 of 57


+VDDCI  
TDC 2.2A  
OCP current 3A



	VDDCI_VID
High	1V
Low	0.9V







(2.2A,100mils ,Via NO.= 5)




**APU\_CORE\_NB**  
 TDC 25A  
 Peak Current 33A  
 OCP current 40A  
 Load line -4mV/A  
 FSW=300kHz  
 DCR 1.1mohm +/-5%  
 TYP MAX  
 H/S Rds(on) : 11.7mohm , 14.5mohm  
 L/S Rds(on) : 2.6mohm , 3.2mohm

**APU\_core**  
 TDC 36A  
 Peak Current 50A  
 OCP current 60A  
 Load line -2.1mV/A  
 FSW=300kHz  
 DCR 1.1mohm +/-5%  
 TYP MAX  
 H/S Rds(on) : 11.7mohm , 14.5mohm  
 L/S Rds(on) : 2.6mohm , 3.2mohm


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/04/18	Deciphered Date	2015/07/08	Title	SCHEMATICS, MB A8712
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>					
Doc No	Document Number	Rev	A		
Date	Tuesday, January 10, 2012	Sheet	54	of	57



Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b>	
Issued Date	2011/07/29	Deciphered Date		<b>SCHMATICS, MB A8712</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				A3	LA-8712P
				Date:	Tuesday, January 10, 2012
				Sheet	55 of 57
				Rev	A



Ipeak=59A  
 Imax=45.7A  
 F=300kHz  
 Total capacitor  
 1320u  
 ESR=2.25m ohm



GPIO20 (GPU_VID4)	GPIO15 (GPU_VID3)	VID4	VID3	VID1	
0	0	0	1	0	1V
0	1	0	1	1	X
1	0	1	0	0	0.9V
1	1	1	0	1	0.875



NO DATE	PAGE	MODIFICATION LIST	PURPOSE
DB-2(12/2)	P52-PWR-+1.5VPCIE/0.935V	Change PU935 SY8809 to SY8036	For co-lay cost down
DB-2(12/2)	P56-PWR_VGA_CORE	Add PQ6,PR941,PR942,PR940	For co-lay Thames and Chelsea
DB-2(12/2)	P44-PWR-DCIN / Vin Detector	Change to PJP1 pine define	DC-IN jack buy and sale define does not change
DB-2(12/8)	P45-PWR-BATTERY CONN	Pin 7 power source change +3VLP to +3VALW	EC command
DB-2(12/8)	P52-PWR-+1.5VPCIE/0.935V	PC11506 loaction change to PC1156	CIC SMT command
DB-2(12/12)	P52-PWR-+1.5VPCIE/1V	Change PR9352 11.3K to 13.3K (0.935V to 1V)	HW comand
DB-2(12/12)	P53-PWR-+VDDCIP	Reserver the VDDCI component	For thames GPU
DB-2(12/12)	P56-PWR_VGA_CORE	Add PR940,PR942,PQ6 ,reserve PR915 and PR917	For thames GPU
DB-2(12/13)	P50-PWR-1.1VALWP	Add PR803 =10K	SY8809 enbale pin issue
SI(12/30)	P54-PWR-CPU_CORE/CPU_CORE_NB	PC2057 change 33u 6.3*4.5	ME height limited
SI(12/30)	P54-PWR-CPU_CORE/CPU_CORE_NB	Add PC2061,PC2062,PC2063,PC2064,PC2065&PC2066,	EMI command

CONFIDENTIAL

Security Classification		Compal Secret Data		Title	
Issued Date	2005/06/01	Deciphered Date	2006/06/01	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date: Tuesday, January 10, 2012	