

Compal Confidential

Model Name : EA/EG50_CX (Z5WE1)

File Name : LA-9535P

Compal Confidential

EA/EG50_CX (Z5WE1) M/B Schematics Document

Intel Ivy Bridge ULV Processor + Panther Point PCH

Nvidia N14M-GE & N14P-GV2

2013-06-07

REV: 1.0

Security Classification	Compal Secret Data			<i>Compal Electronics, Inc.</i>		
Issued Date	2013/02/04	Deciphered Date	EOP	Title	<i>Cover Page</i>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-9535P M/B Schematics	Rev 1.0
				Date:	Friday, June 07, 2013	Sheet 1 of 55


Part Number	Description	REVO DA6000ZK00
DAZ10000100	PCB Z5WE1 LA-9535P LS-9531P/LS-9532P	REV1 DA6000ZK010
LA9535_PCB		

UCPU1 I3327@	S IC AV8063801119500 SR0XF L1 1.9G ABO! SA00006D990	IVY BRIDGE
UCPU1 I5337@	S IC AV8063801129900 SR0XL L1 1.8G ABO! SA00006D860	
UCPU1 I73537@	S IC AV8063801119700 SR0XG L1 2G ABO! SA00006DB90	
UCPU1 847@	S IC AV8062700852800 SR08N Q0 1.1G ABO! SA00005VK20	
UCPU1 1007@	S IC AV8063801118700 SR109 P0 1.5G ABO! SA00006EW30	
UCPU1 1017@	S IC AV8063801130300 SR10A P0 1.6G ABO! SA00006UH50	
UCPU1 2117@	S IC AV8063801058800 SR0VQ P0 1.8G ABO! SA000061240	
UCPU1 2127@	S IC AV8063801119100 SR105 P0 1.9G ABO! SA00006UG30	
UCPU1 I33217@	S IC AV8063801058401 SR0N9 L1 1.8G ABO! SA00005L5C0	
U1010 HM77@	S IC BD82HM77 SLJ8C C1 BGA 989P PCH ABO! SA00005AGI0	PCH
U1010 HM70@	S IC BD82HM70 SJTNV C1 BGA 989P PCH ABO ! SA00005MQ60	
U1010 NM70@	S IC BD82NM70 SLJTA C1 BGA 989P PCH ABO! SA00005WU20	
U1010 NM70@	S IC BD82NM70 SLJTA C1 BGA 989P PCH ABO! SA00005WU20	

eDP_COMPIO and eDP_ICOMPO should be connected to R247 respectively.


eDP_COMPIO
Trace Width to R2= 4-mil
Trace Spacing to Other Signals= 15-mil
Max. Routing Length= 500-mil

eDP_ICOMPO
Trace Width to R2= 12-mil
Trace Spacing to Other Signals= 15-mil
Routing Length= 500-mil




1. PEG_RCOMPO and PEG_ICOMPI should be connected together with 4-mil width first. Then be connected to R1 from ball of PEG_ICOMPI.
2. PEG_ICOMPO should be connected to R1 with width 12-mil.
3. No longer than 500-mil to above two.

For 2nd Generation Intel® Core processor family mobile, the output will be high.
 For Mobile 3rd Generation Intel® Core processor family, the output will be low.



THERMALTRIP# will be asserted when CPU junction temperature exceeds approximately 130 °C




C state information
 care should be taken to no stub caused by R11 by this resistor




For LVDS
 DPLL_REF_CLK R517 2 LVDS@ 1 1K 0402 5%
 DPLL_REF_CLK# R518 2 LVDS@ 1 1K 0402 5%
 +1.05VS_VTT

If use External Graphic or use integrated without eDP
 DPLL_REF_SSCLK PD 1K 5% to GND
 DPLL_REF_SSCLK# PH 1K 5% to +1.05VS_VTT

	Width	Spacing	Length
SM_RCOMP0	20-mil	20-mil	< 500-mil
SM_RCOMP1	20-mil	20-mil	< 500-mil
SM_RCOMP2	15-mil	20-mil	< 500-mil






DDR SYSTEM MEMORY A


DDR SYSTEM MEMORY B

NY-BRIDGE_BGA1023 CPU@


NY-BRIDGE_BGA1023 CPU@




Security Classification	Compal Secret Data		
Issued Date	2013/02/04	Deciphered Date	EOP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Title			Compal Electronics, Inc. PROCESSOR(3/7) DDRIII
Size	Custom	Document Number	Rev 1.0
Date: Friday, June 07, 2013			Sheet 6 of 55



CFG Straps for Processor



PCIe Static x16 Lane Numbering Reversal	
CFG2	1: (Default)Normal Operation Lane # definition matches socket pin map definition
	* 0: Lane Reversed




eDP Enable Strap	
CFG4	1: (Default)Disable
	*0: Enable

PCIe Port Bifurcation Straps	
CFG[6:5]	11: (Default) 1x16 PCI Express
	*10: 2x8 PCI Express
	01: Reserved
	00: 1x8,2x4 PCI Express



PEG DEFER TRAINING Tacoma_Fall2 1.0 P.12	
CFG7	* 1: (Default) PEG Trains immediately and follows xxRESETB de-assertion
	0: PEG Wait for BIOS for training



POWER





CPU Power Rail Table			
Voltage Rail	Voltage	S0 Iccmax Current(A)	
VCC	0.65~1.2	33	Processor Core Voltage
VCCIO	1.05	8.5	Processor Uncore Voltage
VDDQ	1.5	5	Memory Controller Voltage
VCCSA	0.675~0.9	4	System Agent Voltage
VCCPLL	1.8	1.2	Processor PLL Voltage
VAXG	0.65~1.25	29	Processor Graphics Voltage

Refer to Mobile 3rd Generation Intel® Core Processor Family External Design Specification (EDS) Volume 1 of 2 Revision 2.2


Security Classification				Compal Secret Data			
Issued Date		2013/02/04		Deciphered Date		EOP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.							
Title Compal Electronics, Inc. PROCESSOR(5/7) PWR,BYPASS				Size Custom		Document Number LA-9535P M/B Schematics	
Date: Friday, June 07, 2013				Sheet 8		Rev 1.0	







All VREF_DQ and VREFCA should be routed with width at least 20-mil and with spacing at least 20-mil.


- +V_DDR_REFB
- +VREF_CB









Should be as close as possible to sink of JDIMM2





Should be as close as possible to sink of JDIMM2.203 and JDIMM2.204



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/02/04	Deciphered Date	EOP	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev
Size	Custom	Document Number	LA-9535P	M/B Schematics
Date:	Friday, June 07, 2013	Sheet	12	of 55










* H: 1.5V for VccVRM (for Mobile platform)
L: 1.8V for VccVRM (for Desktop platform), weak internal pull low



No Reboot
H: enable "No Reboot" mode
L: disable "No Reboot" mode (default by weak internal PD)




Flash Descriptor Security Override /Intel ME Debug Mode
H: enable "ME Debugt" mode
L: disable "ME Debug" mode (default by weak internal PD)




	GPIO21
SGEN#	
Switchable GPU	0
*Non-Switchable	1



In accordance with design guide 2.0 page 274, if default boot destination is SPI, no external pull-up/-down resistors on the board are necessary.

	Boot BIOS Destination Selection	
Routing	GTN1#/GPIO51 (BBS1)	SATA1GP/GPIO19 (BBS0)
Reserved	0	1
Reserved	1	0
LPC	0	0
* SPI	1	1






Security Classification		Compal Secret Data		Title	
Issued Date	2013/02/04	Deciphered Date	EOP	Compal Electronics, Inc. PCH (2/9) PCIE, SMBUS, CLK	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-9535P M/B Schematics
Date:	Friday, June 07, 2013	Sheet	14	of	55




should be placed as close as possible to PCH.


If the LVDS interface is not implemented, all signals associated with the interface can be left as No Connects. The supply pins VCC1X_LVDS and VCCA_LVD can be connected to ground. DG 471984 P.193




should be placed as close as possible to PCH.



should be placed as close as possible to PCH T43, and keep the trace is at least 30-mil away from other signals (especially clocks).





Security Classification		Compal Secret Data		Title	
Issued Date	2013/02/04	Deciphered Date	EOP	Compal Electronics, Inc. PCH (4/9) LVDS,CRT,DP,HDMI	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-9535P M/B Schematics
Date:	Friday, June 07, 2013	Sheet	16	of	55



In accordance with design guide 2.0 page 274, if default boot destination is SPI, no external pull-up/-down resistors on the board are necessary.



Boot BIOS Destination Selection		
Routing	GTN1#/GPIO51 (BB51)	SATA1GP/GPIO19 (BB50)
Reserved	0	1
Reserved	1	0
LPC	0	0
* SPI	1	1




DF_TVS
PU, Set to 1
HR CPU NC
PD, Set to 0
CR CPU PD

Processor Select: This pin is an output that indicates if the processor used is Sandy Bridge or Ivy Bridge. For Sandy Bridge the output will be high, and for Ivy Bridge the output will be low.


Sandy Bridge + Ivy Bridge Compatible:
Connect DF_TVS signal of the PCH to PROC_SELECT# of the processor through a 1KΩ series resistor. PROC_SELECT# also needs a 2.2KΩ pull up resistor to PCH VccDPTERM rail.






	HM77	HM70	NM70	Note
USB2.0	14	8	8	HM70/NM70 USB port 4, 5, 6, 7, 12 and 13 are disabled on 8 port SKUs.
USB3.0	4	2	0	USB 3.0 port 3 and 4 are disabled on HM70 USB 3.0 are all disabled on NM70
PCIe	8	4	4	HM70/NM70 PCIe port 5-8 are disabled on this SKU.
SATA	6	4	4	HM70/NM70 SATA port 1 and 3 are disabled on 4 port SKUs. HM70/NM70 SATA 6 Gb/s support on port 0 only. SATA port 0 also supports 3 Gb/s & 1.5 Gb/s HM77 SATA 6 Gb/s support on port 0 & port 1. SATA port 0 and 1 also support 3 Gb/s & 1.5 Gb/s.




For common BIOS code






Project ID	GPIO68	GPIO69	GPIO70
Q5WE0	1	0	0
Q7YE0	1	0	1
Q5Wxx-QC	1	1	0
V5VT1	1	1	1
*Z5WE1_CR	0	0	0




in accordance with Chief River check list 1.7, when Unused as GPIO or SATA*GP Use 8.2K-10K pull-down to ground





	GPIO38
OPTIMUS	0
DIS Only	1





- VccVRRM voltage supplies for
1. VccACKL
 2. VccAFDIPLL
 3. VccAPLLEXP
 4. VccAPLLM12
 5. VccAPLSATA




Part Number	Description	ESR
SF00002Z00	S_A-P_CAP 330U 2.5V M 6.3X4.2 R17M VLP5	17mΩ







COUGARPOINT_FCBGA989
PCH®

COUGARPOINT_FCBGA989
PCH®

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/02/04	Deciphered Date	EOP	Title PCH (9/9) VSS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
Size Custom	Document Number LA-9535P M/B Schematics		Date: Friday, June 07, 2013	Sheet 21 of 55










GPIO	I/O	USAGE
GPIO0	I	FB_CLAMP_MON
GPIO1	O	MEM_VD_CTL
GPIO2	O	LCD_BL_PWM
GPIO3	O	LCD_VCC
GPIO4	O	LCD_BLEN
GPIO5	O	Reserved
GPIO6	O	FB_CLAMP_TGL_REQ
GPIO7	O	3D Vision
GPIO8	I/O	OVERT
GPIO9	I/O	ALERT
GPIO10	O	MEM_VREF_CTL
GPIO11	O	PWM_VID
GPIO12	I	PWR_LEVEL
GPIO13	O	PSI
GPIO14	I	HPD_A
GPIO15	I	HPD_C
GPIO16	O	FRM_CLK
GPIO17	I	HPD_D
GPIO18	I	HPD_E
GPIO19	I	HPD_F or HPD_B
GPIO20		Reserved
GPIO21		Reserved
GPIO22		
GPIO23		
GPIO24		



Security Classification	Compal Secret Data		
Issued Date	2013/02/04	Deciphered Date	EOP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.			
N14P PEG 1/7			
Title	Document Number	Rev	
	LA-9535P M/B Schematics	1.0	
Date:	Friday, June 07, 2013	Sheet	22 of 55



For N14P-GV2 strap table Decide ID : 0x1292
 For N14P-GT strap table Decide ID : 0xFE4

GPU	Freq.	Memory Size	Memory Config	strap0	strap1	strap2	strap3	strap4	ROM_SI	ROM_SO	ROM_SCLK
N14P-GV2	900 MHz	128M 16" 4 1GB	0x4: HYNIX SA0000H430 R3 H5TC2G63FR-11C 0x6: HYNIX SA0000Y090 R3 H5TC2G63DR-11C	R PU 45.3K	R PD 34.8K	R PD 15K	R PD 4.99K	R PD 20K	PD 34.8K PD 24.9K	R PU 4.99K	R PU 4.99K
N14P-GT	900 MHz	256M 16" 4 2GB	0x1: MICRON SA0006D10 R3 MT41K25M16HA-107GE 0x2: HYNIX SA0000E840 R3 H5TC4G63AFR-11C						PD 10K PD 15K	PD 34.8K PH 30.1K	R PD 15K

Resistor Values	Pull-up to +3V	Pull-down to Gnd
4.99K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
24.9K	1100	0100
30.1K	1101	0101
34.8K	1110	0110
45.3K	1111	0111

Strap Name	Bit3	Bit2	Bit1	Bit0
ROM_SCLK	PCI_DEVID[4]	SUB_VENDOR	PCI_DEVID[5]	PEX_PLL_EN_TERM
ROM_SI	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	FB[1]	RAM_CFG[2]	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP3	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
STRAP4	RESERVED	PCIE_SPEED_CHANGE_GNE3	PCIE_MAX_SPEED	DP_PLL_VDD33V

SUB_VENDOR 0: No Video BIOS ROM* 1: BIOS ROM is present
 PEX_PLL_EN_TERM 0: Disable* 1: Enable
 FB[1:0] 0: Reserved 1: Reserved 2: 256MB* 3: Reserved
 SMB_ALT_ADDR 0: 0x9E (Default)* 1: 0x9C (Multi-GPU usage)
 VGA_DEVICE 0: 3D Device* 1: VGA Device
 DP_PLL_VDD33V 0: Reserved 1: Default*

3GIO_PADCFG[3:0] 0110: GEN1/GEN2 support only* 0000: GEN3 support
 SOR[3:0]_EXPOSED Define audio on each digital display port
 PCIE_SPEED_CHANGE_GNE3 0: Disable PCIE Gen3 operation
 PCIE_MAX_SPEED 0: Limit booting to PCIE Gen1 1: Allow booting to PCIE Gen2/3* 0000: Not in Use*

For N14M-GE Binary strap table Decide ID : 0x1140

GPU	Freq.	Memory Size	Memory Config	strap3	strap2	strap1	strap0	strap4	ROM_SCLK	ROM_SI	ROM_SO
N14M-GE	900MHz	128Mx16x4	0x6: HYNIX SA0000Y090 R3 H5TC2G63DR-11C	PD10K	PH10K	PH10K	PD10K				
	900MHz	128Mx16x4	0x0: HYNIX SA0000H430 R3 H5TC2G63FR-11C	PH10K	PH10K	PD10K	PD10K				
	900MHz	256Mx16x4	0x0: MICRON SA0006D10 R3 MT41K25M16HA-107GE 0x3: HYNIX SA0000E840 R3 H5TC4G63AFR-11C 0x4: HYNIX SA0000E840 R3 H5TC4G63AFR-11C	PH10K PD10K PD10K	PH10K PD10K PD10K	PH10K PD10K PD10K	PH10K PD10K PD10K	R PD 10K	R PD 10K	R PD 10K	R PD 10K

GPU@
 N13P-GL-A1_F08G008
 Table 1. N14M-GE/LE DDR3 Recommended Memories 128Mx16 Configuration

Configuration	Vendor	Strap	FBVDD/FBVDQ	Manufacturer Part Number	Max Speed CK (MHz)	Memory Date Code Minimum	Status
128Mx16 DDR3	micron	0x1	1.5 V	MT41J28M16JT-093G:K	1000	1234	Production ready
	Samsung	0x5	1.5 V/1.5 V	K4W2G1644E-BC1A	900	1150	Production ready
	Hynix	0x6	1.5V/1.5V	H5TQ2G63DR-11C	1000	N/A	Production ready
		0x7	1.5V/1.5V	H5TQ2G63DR-11C	900	N/A	Production ready
		0xC	1.5V/1.5V	H5TC2G63FR-11C	1000	N/A	Post-production candidate

Table 5. N14M-GE/LE and N14P-GV2 DDR3 Recommended Memories 128Mx16 Configuration

Configuration	Vendor	Strap	FBVDD/FBVDQ	Manufacturer Part Number	Max Speed CK (MHz)	Memory Date Code Minimum	Status
128Mx16 DDR3	Samsung	0x7	1.5 V/1.5 V	K4W2G1644E-BC1A	1000	1204	Production ready
	Micron	0x5	1.5 V/1.5 V	MT41J28M16JT-093G:K	900	1150	Production ready
	Hynix	0x6	1.5V/1.5V	H5TQ2G63DR-11C	1000	N/A	Production ready
		0x7	1.5V/1.5V	H5TQ2G63DR-11C	900	N/A	Production ready
		0x4	1.5V/1.5V	H5TC2G63FR-11C	1000	N/A	Production ready

Binary	Hexadecimal	Bom structure
0000	0x0	P2GMCN@
0001	0x1	P2GAFR@
0010	0x2	
0011	0x3	M2GMFR@
0100	0x4	P1GFFR@,M2GAFR@
0101	0x5	
0110	0x6	M1GDFR@,P1GDFR@
0111	0x7	
1000	0x8	
1001	0x9	
1010	0xA	
1011	0xB	
1100	0xC	M1GFFR@
1101	0xD	M2GMCN@
1110	0xE	
1111	0xF	


Table 123 Binary Strap Mode Mapping

Strap Pin Name	Strap Mapping	Resistance	Polarity
ROM_SCLK	SMB_ALT_ADDR	10K Ω	Pull-down to GND
ROM_SI	SUB_VENDOR	10K Ω	Pull-up to 3V3 if BIOS ROM exists; Pull-down to GND if no BIOS ROM.
ROM_SO	VGA_DEVICE	10K Ω	Pull-down to GND (no display)
STRAP0	RAM_CFG[0]	10K Ω	See Note below
STRAP1	RAM_CFG[1]	10K Ω	See Note below
STRAP2	RAM_CFG[2]	10K Ω	See Note below
STRAP3	RAM_CFG[3]	10K Ω	See Note below
STRAP4	PCIE_MAX_SPEED	10K Ω	Pull-down to GND

Security Classification	Compal Secret Data		EOP	
Issued Date	2013/02/04	Deciphered Date		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title N14P LVDS 3/7	
			Rev 1.0	
			Date Friday, June 07, 2013	

NV 14x DG FBVDDQ(DDR3) GB4-128
 0.1Ux4, 1Ux4, 4.7Ux4 Under GPU
 10Ux2, 22Ux2 Near GPU

NV DG PEX_IOVVD/Q combined
 1Ux4 Under GPU
 4.7Ux2 Near GPU
 10Ux4, 22Ux4 Midway GPU & Power supply



NV DG PEX_PLLVDD
 0.1Ux1 Under GPU
 1Ux1, 4.7Ux1 Near GPU


NV DG VDD33/3VSMISC
 0.1Ux3 Under GPU 1Per pin
 1Ux1, 4.7Ux1 Near GPU



Table 2. N14M-GE/GL DDR3 Recommended Memories 256Mx16 Configuration

Configuration	Vendor	Strap	FBVDD/ FBVDDQ	Manufacturer Part Number	Max Speed CK (MHz)	Memory Date Code Minimum	Status
256Mx16 DDR3	Samsung	0xB	1.5 V / 1.5 V	K4W4G1646B-HC11	900	N/A	Production ready
			1.5 V / 1.5 V				
	Micron	0xD	1.5 V / 1.5 V	MT41K256M16HA- 107G:E	900	N/A	Production ready
			1.5 V / 1.5 V				
	Hynix	0x3	1.5 V / 1.5 V	H5TQ4G63MFR-11C	900	N/A	Production ready
			1.5 V / 1.5 V				

Table 7. N14M-GS/LP and N14P-GV2 DDR3 Recommended Memories 256Mx16 Configuration

Configuration	Vendor	Strap	FBVDD/ FBVDDQ	Manufacturer Part Number	Max Speed CK (MHz)	Memory Date Code Minimum	Status
256Mx16 DDR3	Samsung	0x3	1.5 V / 1.5 V	K4W4G1646B-HC11	900	N/A	Production ready
			1.5 V / 1.5 V				
	Micron	0x1	1.5 V / 1.5 V	MT41K256M16HA- 107G:E	900	N/A	Production ready
Hynix	0x2	1.5 V / 1.5 V	H5TC4G63AFR-11C	900	N/A	Production ready	






N14M-GE 35A
N14P-GV2 45A
N14P-GT 55A

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/02/04	Deciphered Date	EOP	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				LA-9535P M/B Schematics	
				Date:	Friday, June 07, 2013
				Sheet	26 of 55
				Rev	1.0





VRAM DDR3 chips

128Mx16 DDR3 *8==>2GB
256Mx16 DDR3 *8==>4GB







Low 32

High 32




Mode D Address	0..31	32..63
CMD0	CS0_L#	
CMD1		
CMD2	ODT_L	
CMD3	CKE_L	
CMD4	A14	A14
CMD5	RST	RST
CMD6	A9	A9
CMD7	A7	A7
CMD8	A2	A2
CMD9	A0	A0
CMD10	A4	A4
CMD11	A1	A1
CMD12	BA0	BA0
CMD13	WE*	WE*
CMD14	A15	A15
CMD15	CAS*	CAS*
CMD16		CS0_H#
CMD17		
CMD18		ODT_H
CMD19		CHE_H
CMD20	A13	A13
CMD21	A8	A8
CMD22	A6	A6
CMD23	A11	A11
CMD24	A5	A5
CMD25	A3	A3
CMD26	BA2	BA2
CMD27	BA1	BA1
CMD28	A12	A12
CMD29	A10	A10
CMD30	RAS*	RAS*






VRAM DDR3 chips

128Mx16 DDR3 *8==>2GB
256Mx16 DDR3 *8==>4GB






Low 32

High 32







Mode D Address	0..31	32..63
CMD0	CS0_L#	
CMD1		
CMD2	ODT_L	
CMD3	CKE	
CMD4	A14	A14
CMD5	RST	RST
CMD6	A9	A9
CMD7	A7	A7
CMD8	A2	A2
CMD9	A0	A0
CMD10	A4	A4
CMD11	A1	A1
CMD12	BA0	BA0
CMD13	WE*	WE*
CMD14	A15	A15
CMD15	CAS*	CAS*
CMD16		CS0_H#
CMD17		
CMD18	ODT_H	
CMD19		CKE_H
CMD20	A13	A13
CMD21	A8	A8
CMD22	A6	A6
CMD23	A11	A11
CMD24	A5	A5
CMD25	A3	A3
CMD26	BA2	BA2
CMD27	BA1	BA1
CMD28	A12	A12
CMD29	A10	A10
CMD30	RAS*	RAS*
Not Available		




Command Bit	Default Pull-down
ODFx	10k
CKEx	10k
RST	10k
CS*	No Termination



LCD POWER CIRCUIT



LCD/LED PANEL Conn.





HPD







	GPIO71
	PCH_GPIO71
eDP	0
LVDS	1


eDP




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/02/04	Deciphered Date	EOP	Title	eDP Connector
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Document Number	LA-9535P M/B Schematics	Rev	1.0	Date	Friday, June 07, 2013
				Sheet	29 of 55




Place closed to JHDMI1



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/02/04	Deciphered Date	EOP	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDMI Conn	
Size	Document Number	Date:		Sheet	Rev
Custom	LA-9535P M/B Schematics	Friday, June 07, 2013		30 of 55	1.0






Place close to TCT pin



BOTHHAND: S X'FORM_ GST5009-E LF LAN, SP050006B10
 TIMAG:S X'FORM_IH-160 LAN, SP050006F00
 FCE:S X'FORM_NS892407 1G, SP050006800

LAN Connector




Card Reader Connector

For EMI change to 22 ohm Bead
SM01000LU00 300ma 22ohm@100mhz DCR 0.3





Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2013/02/04	Deciphered Date	EOP	Title	LAN Magnetic & RJ45
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	LA-9535P M/B Schematics
				Date:	Friday, June 07, 2013
				Sheet	33 of 55
				Rev	1.0


For Wireless LAN



Add 3/12




Mini Card Power Rating




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2013/02/04	Deciphered Date	EOP	Title	MINI CARD (WLAN)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	LA-9535P M/B Schematics
				Date:	Friday, June 07, 2013
				Sheet	34 of 55
				Rev	1.0






SATA HDD Conn.




SATA ODD Conn.




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2013/02/04	Deciphered Date	EOP	Title	HDD/ODD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	LA-9535P M/B Schematics
				Date:	Friday, June 07, 2013
				Sheet	35 of 55
				Rev	1.0






PWR/B




**USB/B
(USB Port 1, Port2)**





Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2013/02/04	Deciphered Date	EOP	Title	USB3.0 Conn/USB B/PWR B	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Customer	LA-9535P M/B Schematics	1.0
				Date:	Friday, June 07, 2013	Sheet 36 of 55






KB BackLight Conn.





ON/OFF BTN



To TP/B Conn.







HDD LED




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/02/04	Deciphered Date	EOP	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				KB & TP & LED Size Document Number Customer LA-9535P M/B Schematics Rev 1.0 Date: Friday, June 07, 2013 Sheet 38 of 55	

FAN1 Conn




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/02/04	Deciphered Date	EOP	Title	FAN & Screw Hole & G-Sensor
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-9535P M/B Schematics
Date: Friday, June 07, 2013				Sheet	40 of 55


+1.5V to +1.5VS



+1.05VS_VTT to +1.05VSDGPU










+3VS to +3VSDGPU for GPU





注意S3 reduce +0.75V sequence




VGA_ON From EC



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2013/02/04	Deciphered Date	EOP	Title DC Interface	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Customer	Document Number LA-9535P M/B Schematics
				Date:	Friday, June 07, 2013
				Sheet	41 of 55




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/02/04	Deciphered Date	EOP	Title	DCIN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-9535P M/B Schematics
Date: Friday, June 07, 2013				Sheet	42 of 55



For KB9012 OTP	
92°C	1.2V, Active
56°C	2.255V, Recovery

For KB9012 sense 20mΩ	Active	Recovery
65W	84W, 1.2V	56W, 0.793V
90W	117W, 1.2V	77W, 0.791V
120W		



PH201 under CPU bottom side :
 CPU thermal protection at 92 degree C (shutdown)
 Recovery at 56 degree C



For 65W adapter==>action 84W , Recovery 56W
 For 90W adapter==>action 117W , Recovery 77W

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2013/02/04	Deciphered Date	EOP	Title	BATTERY CONN / OTP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				37.4m	LA-9535P M/B Schematics	1.0
				Date:	Friday, June 07, 2013	Sheet 43 of 55

for reverse input protection



100ppm


add EMI request cap 3/12

EMI request not mount 3/12

EMI request 3/13





EMI request 3/13

For 4S per cell 4.35V battery



Vin Detector			
	Min.	Typ	Max.
L-->H	17.520V	18.006V	18.504V
H-->L	16.967V	17.593V	18.237V
ILIM and external DPM			
	Min.	Typ	Max.
	3.906A	4.006A	4.108A

Security Classification		Compal Secret Data		Title	
Issued Date	2013/02/04	Deciphered Date	EOP	CHARGER	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Date		Sheet	Rev
Custom	LA-953SP M/B Schematics	Friday, June 07, 2013		44	1.0




Security Classification	Compal Secret Data			Title	
Issued Date	2013/02/04	Deciphered Date	EOP	3VALW/5VALW	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	1.0
Date: Friday, June 07, 2013				Sheet	45 of 55

```

+1.35VP
Ipeak = max{ 0.7*Ibudget, 1st +2nd max loading}
Ipeak = max{ 12.34*0.7 , 4.2+8.14 }
Ipeak=12.34A ; 1.2Ipeak=14.808A ; Imax=8.638A
1/2Delta I=0.7353A (F=300K Hz)
PR504=(1.2Ipeak-1/2Delta I) *Rds(on)(max)*1.2/9uA=8.45Kohm
choose PR504=8.45Kohm (for safety >1.2Ipeak)
Rds(on)=5.0m ohm(max) ; Rds(on)=4.2m ohm(typical)
Ilimit_min=(8.366K*9uA) / (5.0m*1.2)=15.058A
Ilimit_max=(8.535K*11uA) / (4.2m*1.2)=22.352A
Iocp=Ilimit+1/2Delta I=15.79A~23.09A
Iocp(min)>1.2Ipeak
  
```

2012/9/6

OVP=110% 115% 120%



- 37,41,44,48 SUSP#
- 37,41 SYSON
- 41 SUSP


STATE	S3	S5	1.35VP	VTT_REFP	0.675VSP
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off (Discharge)	Off (Discharge)	Off (Discharge)

Note: S3 - sleep ; S5 - power off

Security Classification		Compal Secret Data		Title	
Issued Date	2013/02/04	Deciphered Date	EOP	1.5VP/0.75VSP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Customer	1.0
				LA-9535P M/B Schematics	
Date:	Friday, June 07, 2013	Sheet	46	of	55

$V_{FB} = 0.704V$
 $V_o = V_{FB} * (1 + 11.5K/10K) = 1.5V$
 $Freq = 290KHz (typ)$
 $C_{esr} = 15m\ ohm$
 $I_{peak} = 4.7A$ $I_{max} = 3.29A$ $I_{ocp} = 5.64A$
 $I_{ocp} = 5.72A \sim 6.43A$


HW sequence (0311)



Resistance (KΩ)	Frequency (KHz)
470	290
200	340
100	380
39	430

VID [0]	VID[1]	VCCSA Vout
0	0	0.9V
0	1	0.85V
1	0	0.775V
1	1	0.75V


output voltage adjustable network



$I_{max} = 4.2A$, $I_{peak} = 6A$
 $F_{B} = 0.6V$




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2013/02/04	Deciphered Date	EOP	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+VCCSAP/+1.5VSDGPU	
Size	Customer	Document Number	Rev	Date: Friday, June 07, 2013	
		LA-9535P M/B Schematics	1.0	Sheet 47 of 55	

+1.05VSP Ipeak=5.36A ; Imax=3.752A ; 1.2Ipeak=6.432
 Delta I=0.xxxxA=>1/2Delta I=0.xxxxA,F= 800K Hz(typ)



HW sequence 0222


The RC value (PC611 and PR607) need fine-tune if need



Ien=10uA, Vth=0.3V, notice the res. and pull high voltage from HW

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/02/04	Deciphered Date	EOP	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
				Document Number
				LA-9535P M/B Schematics
				Rev
				1.0
				Date: Friday, June 07, 2013
				Sheet 48 of 55

Layout Note
SVID routing
 1. Alert# signal must be routed between the Clock and Date lines to reduce the cross talk between them. Signal order arrangement: mobile order is Clock-Alert-Date
 2. SVID spacing requirement is 18mils(0.475mm).
 3. Maximum total microstrip routing length of each SVID signal must not exceed 6000mils(152.4mm).
 4. The SVID bus must be ground reference, It cannot be referenced to input (Vbat or 12V) power plans as they can couple noise into the SVID bus as power states change.
 5. Avoid routing under noisy circuit, e.g. switch node, Gate driver, B+, Vin, high speed signal.
 6. When SVID signal changes layer, GND return path may be changed also. We need add GND via for GND reference.



Layout Note
Reduce Acoustic Noise
 1. The AL bulk capacitor of B+ should be very close to CPU_CORE MOSFET.
 2. Input ceramic caps must place on symmetry same location on top side and bottom side.

OCP setting=39.9-44.99A

VDD source use +5VS and PGOOD source use +3VS
 Please confirm power on and down sequence,
 make sure VGATE after CPU_CORE on.

MDV1525 Vds=30V
 Rds(on)=11.5-14m ohm@Vgs=4.5V



MDU1511 Vds=30V
 Rds(on)=2.7-3.3m ohm@Vgs=4.5V

Height 8 mm

OCP setting=39.9-44.99A

PL701 PL702 Footprint用SH00000HQ00代替,因為SH00000NM00_R22為2PIN 2012/07/05

Security Classification	<BOM Structure> Compal Secret Data		EOP	
Issued Date	2013/02/04	Deciphered Date		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DECLOUED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Title			Compal Electronics, Inc.	
CPU CORE/VGFX CORE				
Size	Document Number		Rev	
Custom	LA-9535P M/B Schematics		1.0	
Date:	Friday, June 07 2013	Sheet	49 of 55	



N14P-GV2 OpenVR config is B
 Vmin=0.6V
 Vmax=1.2V
 Vboot=0.9V
 Vstep=6.25mV
 Number of Voltage Levels N=96
 PWM Frequency FPWM=1.125MHz
 PWM Minimum Pulse Width Tdmin=9.26ns
 VID Transient Time T < 100uS


N14P-GE OpenVR config is C
 Vmin=0.65V
 Vmax=1.15V
 Vboot=0.9V
 Vstep=25mV
 Number of Voltage Levels N=20
 PWM Frequency FPWM=0.676MHz
 PWM Minimum Pulse Width Tdmin=74ns
 VID Transient Time T < 100uS

N14P-GV2 TDP 25W
 Ipeak=55A
 Imax=25A
 Iocp=72A
 Fsw=450KHz
 bulk cap 560uF*2

Thermistor near MOSFET trigger point 110 degree C.

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2013/02/04	Deciphered Date	EOP	Title	+VGA CORE
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Friday, June 07, 2013
				Sheet	50 of 55
				Rev	1.0
				LA-9535P M/B Schematics	


PWR Rule 17W@ULV(CR BGA1023_GT2) CPU2.9m GFx3.9m
CPU 330uF/9m *3, 22uF(0805) *12, 2.2uF(0402)*16
GFX 330uF/9m*2, 22uF(0805)*6, 10uF(0603)*6, 1uF(0402)*11
1.05V 330uF*2,10uF(0603)*10,1uF(0402)*26




ESR=9m ohm

Vaxg

- Can connect to GND if motherboard only supports external graphics and if GFX VR is not stuffed in a common motherboard design,
- VAXG can be left floating in a common motherboard design (Gfx VR keeps VAXG from floating) if the VR is stuffed




ESR=9m ohm



For BOT side


For TOP side




ESR=9m ohm

+20% SGA00006100 ESR=9m ohm

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2013/02/04	Deciphered Date	EOP	Title	CPU CORE CAP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	LA-9535P M/B Schematics
				Date:	Friday, June 07, 2013
				Sheet	51 of 55







nVidia GB4-128 package
Under GPU
4.7uF 0603 * 10
0.1uF 0402 * 4



nVidia GB4-128 package
Near GPU
47uF 0805 * 1
22uF 0805 * 1
4.7uF 0603 * 5 (0603)
330uF POS * 1 <6mΩ

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2013/02/04	Deciphered Date	EOP	Title	VGA CORE CAP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-9535P M/B Schematics
Date:	Friday, June 07, 2013	Sheet	52	of	55



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2013/02/04	Deciphered Date	EOP	Title	SMBUS Block diagram
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	1.0
				Date:	Friday, June 07, 2013
				Sheet	53 of 55

Item	Reason for change	PG#	Modify List	Date	Phase
1	For 4S battery request	44	mount PR319,PR321,PR326,PQ307,PQ308	0310	C
2	change size to common part	45	PC419 change to 0603 common part	0310	C
3	HW sequence request	47	PR1003 to 30k	0311	C
4	EMI request	44	not mount PC307	0312	C
5	EMI request	44	add PC745 PC746 PC747	0313	C
6	EMI request	44	change PR311 PR310 to 2.2Ohm	0313	C
7	GFX_OCP	49	change PR707 to 576hm	0314	C
8					
9					
10					
11					
12					
13				3/5	EVT
14				3/5	EVT
15					
16					
17					
18					
19					
20					

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/02/04	Deciphered Date	EOP	Title	PW PIR
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Document Number
				A3	LA-9535P M/B Schematics
Date:	Friday, June 07, 2013	Sheet	54	of	55

03/06
 Change R1033 from 4.99K to 10K(ROM_SO VGA_DEVICE)
 Change U51 N14P-GV2 from SA00006B500 to SA00006B510
 Change Y6 P/N to SJ10000E800(合併用料)

03/11
 Add net +XDPWR_SDPWR_MSPWR_R
 Add share rom feature
 Add R112 R140 R141 R144
 Add EC_SPI_MISO_1 , PCH_SPI_MISO_1
 Add EC_SPI_CS0# , PCH_SPI_CS0#
 Add EC_SPI_CLK_1 , PCH_SPI_CLK_1
 Add EC_SPI_MOSI_1 , PCH_SPI_MOSI_1
 R541 pop 1K VGA@
 R1101 470-->47 SD013470A80
 D1000.3 VGA_PWROK changes into VGA_ON

SW3 @ 拿掉不上
 Removed U15,R107,R108
 Removed R151,R159,R160,R184,R97
 Removed R524,R525,R526 換 RP13 5%-->1%

03/12
 Add C441 470pF(SE074471K80),EMC@, EMI solution
 Change U51 N14P-GV2 SA00006B510-->SA00006B530 R3 P/N
 Change U51 N14M-GE SA000068A00-->SA000068A10 R3 P/N

0313a
 Combine with PWR_Z5WE1_LA9535PR02_PWR_0313.DSN

0313b
 Remove RP14,
 PCH_GPIO2 不接
 PCH_GPIO3 不接
 PCH_GPIO53 不接

RP13 5%-->1%(SD300002Y00)

0313C
 2nd rom 加回去
 Add U15,R107,R108
 Add R97 R151 R159 R160 R184
 Del R112 R140 R141 R144

0314
 R285 XEMC@-->EMC@
 C329 22P-->10P, XEMC@-->EMC@

Add C230 0.1U for card reader enable

Board ID
 R316 0ohm 改 8.2K 上件
 R314 @-->改上件
 C346 @-->改上件

0314C
 R774 change from 10 to 56ohm
 R1027,R1028,R1029,R1030,R1035,R1036,R1039,R1033,R1042
 at N14M-GE SKU 10K_0402_5% change to 10K_0402_1%

0314d
 L33 changes into SM010014520

0315a
 Add net CRT_4, CRT_11 for 測點
 R541 bom structure-->VGA@
 C346 board ID cap改@ 不上

0318
 L24,L25 change from SM070001600 (12ohm USB3.0 common mode choke)
 to SM070001R00 (Murata 67ohm)

0419
 Add Touch screen feature and JTS1

0422
 Remove PEG 16X

0425
 Add HM70 NM70 文字敘述
 Add FFR VRAM strap for N14M-GE N14P-GV2

0502
 Update CPU,PCH,VRAM P/N

0505
 Pop RP16 for LAN loopback

0528
 N14M-GE ROM_SO keep 10K pull low.
 N14P-GV2 need change be to EVT R1033 as 4.99K_0402_1%

C142-->15pF(SE071150J80) to meet off mode timing

0604
 Correct page1 date code
 Update page24 3D device/vga device notice

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2013/02/04	Deciphered Date	EOP			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title	HW PIR	
				Size	Document Number	Rev
				Customer	LA-9535P M/B Schematics	1.0
				Date:	Friday, June 07, 2013	Sheet 55 of 55