

May 2014

# **FDMS9620S**

# Dual N-Channel PowerTrench<sup>®</sup> MOSFET Q1: 30V, 16A, 21.5m $\Omega$ Q2: 30V, 18A, 13m $\Omega$

#### **Features**

Q1: N-Channel

- Max  $r_{DS(on)}$  = 21.5m $\Omega$  at  $V_{GS}$  = 10V,  $I_D$  = 7.5A
- Max  $r_{DS(on)}$  = 29.5m $\Omega$  at  $V_{GS}$  = 4.5V,  $I_D$  = 6.5A

Q2: N-Channel

- Max  $r_{DS(on)} = 13m\Omega$  at  $V_{GS} = 10V$ ,  $I_D = 10A$
- Max  $r_{DS(on)}$  = 17m $\Omega$  at  $V_{GS}$  = 4.5V,  $I_D$  = 8.5A
- Low Qg high side MOSFET
- Low r<sub>DS(on)</sub> low side MOSFET
- Thermally efficient dual Power 56 package
- Pinout optimized for simple PCB design
- RoHS Compliant




# **General Description**

This device includes two specialized MOSFETs in a unique dual Power 56 package. It is designed to provide an optimal Synchronous Buck power stage in terms of efficiency and PCB utilization. The low switching loss "High Side" MOSFET is complemented by a Low Conduction Loss "Low Side" SyncFET.


## **Applications**

Synchronous Buck Converter for:

- Notebook System Power
- General Purpose Point of Load







# MOSFET Maximum Ratings T<sub>A</sub> = 25°C unless otherwise noted

Symbol	Paramete	Parameter					
$V_{DS}$	Drain to Source Voltage	Drain to Source Voltage				V	
$V_{GS}$	Gate to Source Voltage			±20	±20	V	
I <sub>D</sub>	Drain Current -Continuous	T <sub>C</sub> = 25°C		16	18		
	-Continuous	T <sub>A</sub> = 25°C	(Note 1a)	7.5	10	Α	
	-Pulsed			60	60	1	
Б	Power Dissipation for Single Operation	T <sub>A</sub> = 25°C	(Note 1a)	2.5		10/	
$P_{D}$		T <sub>A</sub> = 25°C	(Note 1b)	) 1		W	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range			-55 to	+150	°C	

#### **Thermal Characteristics**

$R_{\theta JC}$	R <sub>0JC</sub> Thermal Resistance, Junction to Case			3.1	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1a)	1a) 50		°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1b)	b) 120		

# **Package Marking and Ordering Information**

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDMS9620S	FDMS9620S	Power 56	13"	12mm	3000 units

# **Electrical Characteristics** $T_J = 25^{\circ}C$ unless otherwise noted

Symbol	Parameter	Test Conditions	Type	Min	Тур	Max	Units
Off Chara	octeristics						
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$I_D = 250\mu A, V_{GS} = 0V$ $I_D = 1mA, V_{GS} = 0V$	Q1 Q2	30 30			V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	$I_D$ = 250 $\mu$ A, referenced to 25°C $I_D$ = 1mA, referenced to 25°C	Q1 Q2		23 23		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 24V, V <sub>GS</sub> = 0V	Q1 Q2			1 500	μА
I <sub>GSS</sub>	Gate to Source Leakage Current	V <sub>GS</sub> = ±20V, V <sub>DS</sub> = 0V	Q1 Q2			±100 ±100	nA

V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$ $V_{GS} = V_{DS}, I_D = 1 m A$	Q1 Q2	1 1	1.6 1.6	3 3	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	I <sub>D</sub> = 250μA, referenced to 25°C I <sub>D</sub> = 1mA, referenced to 25°C	Q1 Q2		-4 -4		mV/°C
r <sub>DS(on)</sub>	Drain to Source On Resistance	V <sub>GS</sub> = 10V, I <sub>D</sub> = 7.5A V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 6.5A V <sub>GS</sub> = 10V, I <sub>D</sub> = 7.5A, T <sub>J</sub> = 125°C	Q1		18 23 25	21.5 29.5 32	
		$V_{GS} = 10V, I_D = 10A$ $V_{GS} = 4.5V, I_D = 8.5A$ $V_{GS} = 10V, I_D = 10A, T_J = 125^{\circ}C$	Q2		9 13 14	13 17 22	mΩ
g <sub>FS</sub>	Forward Transconductance	$V_{DD} = 10V, I_D = 7.5A$ $V_{DD} = 10V, I_D = 10A$	Q1 Q2		25 27		S

# **Dynamic Characteristics**

C <sub>iss</sub>	Input Capacitance		Q1	500	665	pF
OISS	input Supusitanse		Q2	700	935	Pi
C	Output Conscitones		Q1	100	135	pF
C <sub>oss</sub>	C <sub>oss</sub> Output Capacitance	$V_{DS} = 15V, V_{GS} = 0V, f = 1MHZ$	Q2	500	665	pΓ
C	Dayaraa Transfer Canasitanaa		Q1	65	100	,r
C <sub>rss</sub> Reverse Transfer Capacitance			Q2	100	150	pF
R <sub>g</sub> Gate Resistance	6 4841-	Q1	0.9		0	
	Gate Resistance	f = 1MHz	Q2	1.8		Ω

# **Switching Characteristics**

t <sub>d(on)</sub>	Turn-On Delay Time		Q1 Q2	11 15	20 27	ns
t <sub>r</sub>	Rise Time		Q1 Q2	7 13	14 24	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	$V_{DD} = 15V, I_D = 1A,$ $V_{GS} = 10V, R_{GEN} = 6\Omega$	Q1 Q2	23 27	37 44	ns
t <sub>f</sub>	Fall Time			2.3 7	10 14	ns
Qg	Total Gate Charge	Q1 V <sub>DD</sub> = 15V, V <sub>GS</sub> = 10V ,I <sub>D</sub> = 7.5A	Q1 Q2	10 18	14 25	nC
Q <sub>gs</sub>	Gate to Source Gate Charge	Q2	Q1 Q2	1.7 2.8		nC
Q <sub>gd</sub>	Gate to Drain "Miller" Charge	V <sub>DD</sub> = 15V, V <sub>GS</sub> = 10V ,I <sub>D</sub> = 10A		2.0 3.6		nC

# **Electrical Characteristics** $T_J = 25^{\circ}C$ unless otherwise noted

Parameter

Drain-S	Source Diode Characteristics						
I <sub>S</sub>	Maximum Continuous Drain-Source Dio	de Forward Current	Q1 Q2			2.1 3.5	Α
V <sub>SD</sub>	Source to Drain Diode Forward Voltage	$V_{GS} = 0V, I_S = 2.1A$ (No $V_{GS} = 0V, I_S = 3.5A$ (No	ote 2) Q1 ote 2) Q2	0	.7 .5	1.2 1.0	٧
t <sub>rr</sub>	Reverse Recovery Time	Q1 I <sub>F</sub> = 7.5A, di/dt = 100A/μs	Q1 Q2		3 4		ns
Q <sub>rr</sub>	Reverse Recovery Charge	Q2 I <sub>F</sub> = 10A, di/dt = 300A/μs	Q1 Q2		4 9		nC

**Test Conditions** 

Symbol

**Notes:**1:  $R_{\theta,JA}$  is determined with the device mounted on a  $1in^2$  pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material.  $R_{\theta,JC}$  is guaranteed by design while  $R_{\theta,CA}$  is determined by the user's board design.



a.50°C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper



b. 120°C/W when mounted on a minimum pad of 2 oz copper

Min

Type

Тур

Max

Units

2: Pulse Test: Pulse Width <  $300\mu$ s, Duty cycle < 2.0%.

# Typical Characteristics (Q1 N-Channel)T<sub>J</sub> = 25°C unless otherwise noted




Figure 1. On Region Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 3. Normalized On Resistance vs Junction Temperature




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source to Drain Diode Forward Voltage vs Source Current

# Typical Characteristics (Q1 N-Channel)T<sub>J</sub> = 25°C unless otherwise noted




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs Drain to Source Voltage




Figure 9. Forward Bias Safe Operating Area




Figure 10. Single Pulse Maximum Power Dissipation




Figure 11. Transient Thermal Response Curve

# **Typical Characteristics (Q2 SyncFET)**




Figure 12. On-Region Characteristics




Figure 14. Normalized On-Resistance vs Junction Temperature




Figure 16. Transfer Characteristics




Figure 13. Normalized on-Resistance vs Drain Current and Gate Voltage




Figure 15. On-Resistance vs Gate to Source Voltage




Figure 17. Source to Drain Diode Forward Voltage vs Source Current

# **Typical Characteristics**




Figure 18. Gate Charge Characteristics








Figure 19. Capacitance vs Drain to Source Voltage









RECOMMENDED LAND PATTERN

# NOTES:

- A. PACKAGE DOES NOT FULLY CONFORM TO JEDEC STANDARD.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 2009.
- D. LAND PATTERN RECOMMENDATION IS EXISTING INDUSTRY LAND PATTERN.
- E. DRAWING FILENAME: MKT-MLP08Krev2.







#### TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

 $\begin{array}{lll} \mathsf{AccuPower^{TM}} & \mathsf{F-PFS^{TM}} \\ \mathsf{AttitudeEngine^{TM}} & \mathsf{FRFET}^{\$} \\ \end{array}$ 

Awinda® Global Power Resource SM AX-CAP®\* GreenBridge™

BitSiCTMGreen FPSTMBuild it NowTMGreen FPSTM e-SeriesTM

Current Transfer Logic™ Making Small Speakers Sound Louder

DEUXPEED® and Better™
Dual Cool™ MegaBuck™
EcoSPARK® MICROCOUPLER™
EfficientMax™ MicroFET™

EfficientMax™ MicroFET™
ESBC™ MicroPak™

MicroPak™
MicroPak2™
MillerDrive™
Fairchild® MotionMax™
MotionMax™

Fairchild Semiconductor®
FACT Quiet Series™
FAST®
FAST®
FastvCore™
FETBench™
FPS™

MotionMax™
MotionGrid®
MTi®
MTx®
MTx®
MVN®
MVN®
MVN®
FURTHER OPTOLOGIC®

mWSaver<sup>®</sup> SupreiviOS

OPTOPLANAR®

PowerTrench® PowerXS™

Programmable Active Droop™

QFET<sup>®</sup>
QS™
Quiet Series™
RapidConfigure™

Saving our world, 1mW/W/kW at a time™

SignalWise™ SmartMax™ SMART START™

Solutions for Your Success™

Solutions for You SPM® STEALTH™ SuperFET® SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS® SyncFET™ Sync-Lock™ SYSTEM GENERAL®\*

TinyBoost®
TinyBuck®
TinyCalc™
TinyLogic®
TiNYOPTO™
TinyPower™
TinyPWM™
TinyWire™
TranSiC™
TriEquit Detect

TriFault Detect™
TRUECURRENT®\*
uSerDes™

SerDes"
UHC®
Ultra FRFET™
UniFET™

Ultra FRFET™ UniFET™ VCX™ VisualMax™ VoltagePlus™ XS™ Xsens™ 仙童™

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. TO OBTAIN THE LATEST, MOST UP-TO-DATE DATASHEET AND PRODUCT INFORMATION, VISIT OUR WEBSITE AT <a href="http://www.fairchildsemi.com">http://www.fairchildsemi.com</a>. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

### PRODUCT STATUS DEFINITIONS

#### Definition of Terms

Definition of Terms		
<b>Datasheet Identification</b>	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. 173

<sup>\*</sup> Trademarks of System General Corporation, used under license by Fairchild Semiconductor.