


# M/B Note Intel Shark Bay Platform (Optimus) Block Diagram



**FAN / THERMAL**  
 NCT7718W & W83L771AWG-3

**Charger**

**REGULATOR (DDR3)**  
 1.35VSUS, 0.675VSMDDR\_VTERM, 1.5V GPU, 1.35V CPU


**REGULATOR**  
 1.05V\_VTT

**DC/DC**  
 3VPCU, 5VPCU, 15V

**CPU Core**  
 VGA Core Discrete



# Haswell Processor (DDR3)




CPU SM\_VREF

**PROJECT : M Note**  
**Quanta Computer Inc.**

Size: Custom  
 Document Number: HAS 2/4 (DDR3 I/F)  
 Date: 星期六, 五月 25, 2013  
 Sheet: 3 of 61  
 Rev: 1A

# Haswell Processor (POWER)

## POWER



| Capacitor | Value | Location                                |
|-----------|-------|---|
| 330uFx2   | 7343  | BOT socket side                         |
| 22uFx11   | 0805  | 5 on TOP, 6 on BOT inside socket cavity |
| 10uFx10   | 0805  | 5 on TOP, 5 on BOT inside socket cavity |

- +1.35VSUS (2,12,13,38,41,49)
- +VCC\_CORE (42,49)
- +1.05V (2,9,10,35,43,48,49,53)
- +VCCIO\_OUT (2,42)
- +VCCIO\_PCH (10)
- +VCCIOA\_OUT (2)

| Capacitor | Value | Location                            |
|-----------|-------|-------------------------------------|
| 470uFx4   | 7343  | TOP socket side                     |
| 22uFx8    | 0805  | 4 on TOP, 4 on BOT near socket edge |
| 22uFx11   | 0805  | TOP, inside socket cavity           |
| 10uFx11   | 0805  | BOT, inside socket cavity           |

| Vender | Used | P/N         |
|--------|------|-------------|
| LTS    | V    | DGG^7000001 |
| FOX    |      | DGG^9000058 |


PEG AND DDR

CORE SUPPLY


SVID

SENSE LINES

Layout note: It is recommended to shield VIDSOUT signal by routing it in between the VIDSKL and VIDALERT# signals.



### Power Test Propose



**DG 498550**  
Haswell PWR\_DEBUG requires a 150-ohm pull-up resistor to Core when routed to XDP


### CPU VDDQ

**PROJECT : M Note**  
**Quanta Computer Inc.**

Size Custom Document Number **HAS 3/4 (POWER)** Rev 1A


Date: 星期六, 五月 25, 2013 Sheet 4 of 61

# Haswell Processor (GND)



# Haswell Processor (RESERVED, CFG)

05









**Processor Strapping** The CFG signals have a default value of '1' if not terminated on the board.

|                                    | 1  | 0  |
|------------------------------------|--|--|
| CFG2<br>(PEG Static Lane Reversal) | Normal Operation                                     | Lane Reversed                                |
| CFG4<br>(DP Presence Strap)        | Disable; No physical DP attached to eDP              | Enable; An ext DP device is connected to eDP |
| CFG7<br>(PEG Defer Training)       | PEG train immediately following xRESETB de assertion | PEG wait for BIOS training                   |


**CFG[3] (PHYSICAL\_DEBUG\_ENABLED (DFX PRIVACY))**  
 0 Enable; SET DFX ENABLED BIT IN DEBUG  
 1, Disable;

**CFG[6:5] (PCIe Port Bifurcation Straps)**  
 11: (Default) x16 - Device 1 functions 1 and 2 disabled  
 10: x8, x8 - Device 1 function 1 enabled; function 2 disabled  
 01: Reserved - (Device 1 function 1 disabled; function 2 enabled)  
 00: x8, x4, x4 - Device 1 functions 1 and 2 enabled





# Lynx Point (HDA, JTAG, SATA)



DG recommended that AC coupling capacitors should be close to the connector (<100 mils) for optimal signal quality.  
 Changed to SATA port 4, purpose it is compatible with HM87/86@1126--ALF@1126

ODD (SATA1 1.5Gb/s)




HDD0 (SATA3 6.0Gb/s)  
 mSATA (SATA3 6.0Gb/s)

SATA\_RCOMP  
 Impedance = 50 ohm  
 Trace length < 500 mils  
 Trace spacing = 15 mils


DG V0.7 > 750 ohm  
 SCH V0.7 > 0 ohm

## PCH Strap Table

| Pin Name            | Strap description                             | Sampled | Configuration   | Circuit                                |
|---------------------|---|---------|---|--|
| SPKR                | No reboot mode setting                        | PWROK   | 0 = Default (weak pull-down 20K)<br>1 = Setting to No-Reboot mode         | ACZ_SPKR R292 *1K 4 +3V                |
| GNT3# / GPIO55      | Top-Block Swap Override                       | PWROK   | 0 = "top-block swap" mode<br>1 = Default (Int_PU)                         | R286 *1K 4 PCH_GNT3# (8)               |
| INTVRMEN            | Integrated 1.05V VRM enable                   | ALWAYS  | 0 = Disable<br>1 = Enable   | PCH_INVRMEN R240 *330K 4 +3V_RTC       |
| HDA_DOCK_EN#/GPIO33 | Flash Descriptor Security Only for Interposer | PWROK   | 0 = Override<br>1 = Default (weak pull-up 20K)                            |  |
| GNT1# / GPIO51      | Boot BIOS Selection 1 [bit-1]                 | PWROK   | [Need external pull-down for LPC BIOS]<br>Default weak pull-up on GNT0/1# | R633 *1K 4 BBS_BIT0                    |
| GPIO19              | Boot BIOS Selection 0 [bit-0]                 | PWROK   |   | R590 *1K 4 BBS_BIT1 (8)                |
| HDA_SYNC            | On-Die PLL VR Voltage Select                  | RSMRST  | 0 = Support by 1.8V (weak pull-down)<br>1 = Support by 1.5V               | +VCC_HDA_IO R539 *1K 4 ACZ_SYNC        |
| HDA_SDO             | Flash Descriptor Security                     | PWROK   | 0 = Security Effect (Int PD)<br>1 = Can be Overriden                      | ACZ_SDOOUT R551 *1K 4 -> VCC_HDA_IO    |
| GPIO8               | RSVD  | RSMRST# | Internal PU   | R583 *1K 4 BT_OFF# (9,28)              |
| GPIO28              | On-die PLL Voltage Regulator                  | RSMRST# | 0 = Disable<br>1 = Enable (Int_PU)  | R577 *1K 4 PLL_OVDR_EN (9)             |
| SPI_MOSI            | iTPM function Disable                         | APWROK  | 0 = Default (weak pull-down 20K)<br>1 = Enable                            | SPI_SI R291 *1K 4 +3V                  |
| SUSCLK / GPIO62     | On-die PLL Voltage Regulator                  | PWROK   | 0 = Disable<br>1 = Enable (Int_PU)  | PCH_SUSCLK_L R256 *1K 4 R262 *1K 4 +3V |
















| Vender  | Size | P/N         |
|---------|------|-------------|
| Winbond | 4MB  | AKE39FN0N01 |
| MXIC    | 4MB  | AKE39ZN0Z01 |






















| BIOS = 4MB_CS1 | R   | Status   |
|----------------|-----|----------|
| ME = 8MB_CS0   |     |          |
| Un-SBA         | R79 | Un-Stuff |
| SBA            | R79 | Stuff    |

**Lynx Point (PCI,USB,NVRAM)**





**Lynx Point (PCI-E, SMBUS, CLK)**





# Lynx Point (GPIO,VSS\_NCTF,RSVD)




EC-DV-35  
EC-SIT-36  
EC-SIT-17


## SharkBay BOARD ID SETTING

| BOARD_ID0                | GPIO44       | MODEL BIT0                                 |
|--------------------------|--------------|--|
| BOARD_ID1                | GPIO45       | MODEL BIT1                                 |
| BOARD_ID2                | GPIO46       | MODEL BIT2                                 |
| BOARD_ID3                | GPIO24       | B = 0 / M = 1                              |
| <b>SBA setting</b>       | <b>GPIO6</b> |  |
| <b>GPU GE/GL setting</b> | <b>GPIO7</b> | GL=0 / GE=1                                |
| GPIO71                   | GPIO71       | RESERVE                                    |
| GPIO35                   | GPIO35       | RESERVE                                    |
| GPIO49                   | GPIO49       | TEMP_ALERT#                                |
| GPIO68                   | GPIO68       | RESERVE                                    |
| GPIO69                   | GPIO69       | RESERVE                                    |
| GPIO39                   | GPIO39       | RESERVE                                    |
| GPIO70                   | GPIO70       | RESERVE                                    |
| AOAC_EN                  | GPIO35       | for BM6/ AOAC Support<br>AOAC=1/Non AOAC=0 |


| BOARD_ID[3:0] | Model Name |
|---------------|------------|
| 0000          | B Note     |
| 0001          | A          |
| 0010          | A2         |
| 0011          | SIT        |
| 0100          | SIT2       |
| 0101          |            |
| 0110          |            |
| 0111          |            |
| 1000          | M Note     |
| 1001          | A          |
| 1010          | A2         |
| 1011          | SIT        |
| 1100          | SIT2       |
| 1101          |            |
| 1110          |            |
| 1111          |            |



## PCH MISC PU / PD




## MFG-TEST




Intel CRB

## Swap GPIO




Intel CRB

## GPIO Pull-up/Pull-down(CLG)




for DS3

|     | Rb    |
|-----|-------|
| UMA | Stuff |
| DIS | NC    |




Intel CRB

## BIOS\_RESP




Intel CRB




Intel CRB

## SV Detect




Intel CRB

## B Note GPU GL/GE Select setting




## GFX Present




for BM Note

## SATA3GP/GPIO37





## SBA setting






**PROJECT : M Note**  
**Quanta Computer Inc.**

Size Custom Document Number PCH 4/6 (GPIO/MISC) Rev 1A  
Date: 星期六, 五月 25, 2013 Sheet 9 of 61


Lynx Point (POWER)




Lynx Point (POWER)







PCH DS3 PWR





### Lynx Point (GND)




|  |                      |                |
|--|----------------------|----------------|
|  <b>PROJECT : M Note</b><br><b>Quanta Computer Inc.</b> |                      | Rev            |
|  |                      | 1A             |
| Size   | Document Number      |                |
| B  | <b>PCH 6/6 (GND)</b> |                |
| Date:  | 星期六, 五月 25, 2013     | Sheet 11 of 61 |



- +3V (2,6,7,8,9,10,13,14,19,20,21,22,24,25,27,28,29,30,31,32,33,34,37,38,40,41,42,43,46,47,48,49)
- +1.35VSUS (2,4,13,38,41,49)
- +0.675V\_DDR\_VTT (13,41,49)
- +SMDDR\_VREF\_DIMM (13,41)




4/27: layout modify




**PROJECT : M Note**  
**Quanta Computer Inc.**

Size Custom Document Number  
**DDR3 DIMM0-RVS (4.0H)** Rev 1A

Date: 星期六, 五月 25, 2013 Sheet 12 of 61




Footprint & P/N = okay @1216 -- ALF





2.48A

EC-SIT-33







Place these Caps near So-Dimm1.





## <VGA>





3300mA




|            |                      |
|------------|----------------------|
| PEX_PLLVDD | 120 ohm @100MHz bead |
| N14P-GV2   | 0 ohm                |
| N14M-GE    | Stuff                |
| N14M-GL    | Stuff                |



GPU Power Sequence:  
+3V > GPU\_CORE > +1.5 > +1.05V



### For Power Down Sequence (Group C)



NV's Suggestion @1218 ALF

| Group C  |                    |
|----------|--------------------|
| N14P-GV2 | Group C - Un-Stuff |
| N14M-GE  | Group C - Stuff    |
| N14M-GL  | Group C - Stuff    |

+3V (2,6,7,8,9,10,12,13,19,20,21,22,24,25,27,28,29,30,31,32,33,34,37,38,40,41,42,43,46,47,48,49)  
+3V\_GPU (14,17,35,38,45,48,50)  
+1.5V\_GPU (15,18,38,48,50)  
+1.05V\_GFX\_PCIE (14,15,16,48,50)  
+VGPU\_CORE (14,45,50)






Table 2. GPU Power Rails

| GPU Power Rail                         | Nominal Value    | Comments   |
|--|------------------|--|
| IVVDD                                  | GPU SKU Specific | GPU Core power rail  |
| FBVDD <sup>2</sup>                     | 1.35 V or 1.5 V  | VRAM Core power for Frame Buffer components                  |
| FBVDD <sup>2</sup>                     | 1.35 V or 1.5 V  | VRAM I/O and GPUs Frame Buffer I/O power rail                |
| IFPX_IOVDD <sup>3</sup>                | 1.05 V or 3.3V   | Power/IFP blocks   |
| IFPX_PLLVDD <sup>3</sup>               | 1.05 V or 3.3 V  | Integrated Digital Display PLL Power Rails                   |
| PEX_IOVDD <sup>3</sup>                 | 1.05 V           | GPUs PCIe interface power rail                               |
| PEX_SVDD_3V3, PEX_PLL_HVDD             | 3.3 V            | GPU PCIe PLL Power Rails                                     |
| PEX_PLLVDD                             | 1.05 V           | GPU PCIe PLL Power Rails                                     |
| FbX_PLL_AVDD                           | 1.05 V or 3.3 V  | Frame Buffer PLL Power Rail                                  |
| FbX_DLL_AVDD (GB2-192 and GB3-256)     | 1.05 V           | Frame Buffer PLL and DLL Power Rail                          |
| FbX_PLL_DLL_AVDD (GB2-192 and GB3-256) | 1.05 V           | Frame Buffer PLL and DLL Power Rail                          |
| PLLVD, GPCPLL_AVDD LXS_PLLVDD          | 1.05 V           | Core Clock PLL Analog Power Rail                             |
| VID_PLLVDD                             | 1.05 V           | Video Pixel Clock PLL Analog Power Rail                      |
| SP_PLLVDD                              | 1.05 V           | Core Clock PLL Analog Power Rail                             |
| DACx_VDD <sup>1</sup>                  | 3.3 V            | Powers the DAC interfaces                                    |
| VDD333(NV3V3) <sup>4</sup>             | 3.3 V            | Powers slower logic such as GPIOs, I2C, AUX channels and SLI |

Notes: 1. The same power plane can be used for VDD33 and DACx\_VDD.  
2. Voltage depends on memory type and SKU.  
3. Voltage depends on the IFP link (see Chapter 8, Digital Displays)  
4. On GB1-256, GB2-192 and some SKUs of GB4-128, the VDD33 rail is separated into VDD33 and 3V3MISC, where 3V3MISC is an isolated rail on the package and silicon. See section 18.7.12 in this document.




**GC6 feature for N14p-GV2**






**NV's Suggestion @1218 ALF**

| GC6 -- Group B |                    |
|----------------|--------------------|
| N14P-GV2       | Group B - Stuff    |
| N14M-GE        | Group B - Un-Stuff |
| N14M-GL        | Group B - Un-Stuff |



**2.16A**




| DDR3 Command Bit | Data[31..0] | Data[63..32] | PD 10K |
|------------------|-------------|--------------|--------|
| ODTx             | FBA_CMD2    | FBA_CMD18    | Yes    |
| CKEx             | FBA_CMD3    | FBA_CMD19    | Yes    |
| RST              | FBA_CMD5    | FBA_CMD5     | Yes    |
| CS*              | FBA_CMD0    | FBA_CMD16    | No     |





NV's Suggestion @1218 ALF




| MULTI_STRAP_REF0_GND |               |
|----------------------|---------------|
| N14P-GV2             | Ra - Stuff    |
| N14M-GE              | Ra - Un-Stuff |
| N14M-GL              | Ra - Un-Stuff |




| GPIO0 For GC6 function |                          |
|------------------------|--------------------------|
| N14P-GV2               | Ra - Stuff / Rb - Stuff  |
| N14M-GE                | Ra - Un-Stuff/Rb - Stuff |
| N14M-GL                | Ra - Un-Stuff/Rb - Stuff |

for GC6 @1201 ALF


| DDR3 RAM_CFG |            |             |      |           |          |                      |                      |         |         |         |         |         |        |        |
|--------------|------------|-------------|------|-----------|----------|----------------------|----------------------|---------|---------|---------|---------|---------|--------|--------|
| GPU SKU      | GPU        | VRAM Vendor | Type | Config    | VRAM P/N | Max Speed CL         | D/C Mini             | RAM_CFG | Strap 3 | Strap 2 | Strap 1 | Strap 0 |        |        |
| GF117        | N14M-GE/GL | Micron      | DDR3 | 1.5V/1.5V | 128Mx16  | MT41L128M16JT-093G-K | 1000Mhz              | 1150    | 0x1     | PD 10K  | PD 10K  | PU 10K  |        |        |
|              |            |             |      |           |          | MT41K256M16HA-107G-E | 900Mhz               |         |         |         |         |         |        |        |
|              |            | Samsung     | DDR3 | 1.5V/1.5V | 128Mx16  |                      | K4W2G1646E-BC1A      | 1000Mhz | 1204    | 0x5     | PD 10K  | PU 10K  | PU 10K |        |
|              |            |             |      |           |          |                      | K4W2G1646E-BC11      | 900Mhz  |         |         |         |         |        |        |
|              |            | Hynix       | DDR3 | 1.5V/1.5V | 128Mx16  |                      | H5TQ2G63DFR-NOC      | 1000Mhz | NA      | 0x6     | PD 10K  | PU 10K  | PU 10K |        |
|              |            |             |      |           |          |                      | H5TQ2G63DFR-11C      | 900Mhz  |         |         |         |         |        |        |
|              |            | Samsung     | DDR3 | 1.5V/1.5V | 256Mx16  |                      | K4W4G1646E-HC11      | 900Mhz  | NA      | 0x8     | PU 10K  | PD 10K  | PU 10K | PU 10K |
|              |            | Micron      | DDR3 | 1.5V/1.5V | 256Mx16  |                      | MT41K256M16HA-107G-E | 900Mhz  | NA      | 0xD     | PU 10K  | PU 10K  | PU 10K | PU 10K |
|              |            | Hynix       | DDR3 | 1.5V/1.5V | 256Mx16  |                      | H5TQ4G63MFR-11C      | 900Mhz  | NA      | 0x3     | PD 10K  | PU 10K  | PU 10K | PU 10K |
|              |            | Hynix       | DDR3 | 1.5V/1.5V | 256Mx16  |                      | H5TQ4G63AFR-11C      | 900Mhz  | NA      | 0x4     | PD 10K  | PU 10K  | PD 10K | PD 10K |






| GF117 SKU         |                                |
|-------------------|--------------------------------|
| Item              | N14M-GL-B-A2                   |
| Device ID         | 0x1140                         |
| Package           | GB4-128                        |
| Internal P/N      | GF117, 28nm                    |
| ROM_SI            | 10kohm pull down               |
| ROM_SO            | 10kohm pull down               |
| ROM_SCLK          | 10kohm pull down               |
| Strap0            | Refer to N14x_RAM_Straps table |
| Strap1            |                                |
| Strap2            |                                |
| Strap3            |                                |
| Strap4            | 10kohm pull down               |
| NVDD Boot Voltage | 0.9V                           |



Del PSI control for 1 phase DEM Mode @ 1130



# CHANNEL A: DDR3 4Gb x4 = 2GB Double T Topology for DDR3 Memory




**PROJECT : M Note**  
**Quanta Computer Inc.**

Size Document Number  
 Custom DDR3 VRAM (BGA96) 5/5 Rev 1A

Date: 星期六, 五月 25, 2013 Sheet 18 of 61

# 1.2V Power Source


1.2 V +/- 5%  
TDC: 0.3A (max)









New Adding for eDP and LVDS Panel @1128 -- ALF

For BOM Control:  
1. LVDS Panel : Stuff "To LVDS Converter. (Default)

2. eDP Panel : Stuff "To Panel Conn.




For eDP, Stuff



## Switching Regulator Layout Guideline

1. Place the switching regulator inductor (L3) close to SW\_OUT Pin (Pin13).
2. The SW\_OUT output traces should be as wide as possible.
3. The GNDX pin (Pin14) should be connected to the main PCB ground plane, with the device GND pins of the PS8622 connected to separate GND island (GNDIA) for the device. The GND island (GNDIA) should be connected to the main GND plane (GND) with a single-point connection by use of a wide PCB trace.
4. Place the 4.7uF decoupling Capacitor (C4) for VDDIOX close to VDDIOX pin.
5. The GND of the 4.7uF capacitor (C4) for VDDIOX should be placed close to the GND of 4.7uF capacitor (C5) behind inductor.
6. Place the bead (L2) for VDDIOX close to PS8622.







Note:  
R14: LVDS output swing control  
4.99K for default swing, change the value for swing adjust






**PROJECT : M Note**  
**Quanta Computer Inc.**

Size: Custom  
Document Number: PS8620  
Date: 星期六, 五月 25, 2013  
Sheet: 19 of 61  
Rev: 1A

VIN (38,39,40,41,42,43,45,46,51)  
 +3VSS (2,6,7,9,10,15,17,23,24,25,26,32,37,40,44,47,53)  
 +3V (2,6,7,8,9,10,12,13,14,19,21,22,24,25,27,28,29,30,31,32,33,34,37,38,40,41,42,43,46,47,48,49)




EC-SIT-22  
EC-SIT-13




**CAMERA CONN**


**EC-SIT2-12**  
**EC-SIT24**

+3V (2,6,7,8,9,10,12,13,14,19,20,22,24,25,27,28,29,30,31,32,33,34,37,38,40,41,42,43,46,47,48,49)






**CAMERA VCC Control**





|  |                                  |           |
|--|----------------------------------|-----------|
|  <p><b>PROJECT : M Note</b><br/><b>Quanta Computer Inc.</b></p> |                                  |           |
| Size<br>A  | Document Number<br><b>CAMERA</b> | Rev<br>1A |
| Date:<br>星期六, 五月 25, 2013  | Sheet<br>21                      | of<br>61  |









close to HDMI conn

|     |         |         |      |            |             |
|-----|---------|---------|------|------------|-------------|
| (2) | IN_CLK# | IN_CLK# | C601 | 0.1U/10V_4 | HDMI_CLK- C |
| (2) | IN_CLK  | IN_CLK  | C603 | 0.1U/10V_4 | HDMI_CLK+ C |
| (2) | IN_D0#  | IN_D0#  | C604 | 0.1U/10V_4 | HDMI_TX0- C |
| (2) | IN_D0   | IN_D0   | C605 | 0.1U/10V_4 | HDMI_TX0+ C |
| (2) | IN_D1#  | IN_D1#  | C610 | 0.1U/10V_4 | HDMI_TX1- C |
| (2) | IN_D1   | IN_D1   | C611 | 0.1U/10V_4 | HDMI_TX1+ C |
| (2) | IN_D2#  | IN_D2#  | C613 | 0.1U/10V_4 | HDMI_TX2- C |
| (2) | IN_D2   | IN_D2   | C614 | 0.1U/10V_4 | HDMI_TX2+ C |





EMI reserve for HDMI











### Transformer




### RJ45 Connector



# ALC283




**Grounding circuit for combo jack MIC2\_R\_C/MIC2\_L\_C pin** New adding by Realtek suggestion --1219




**PROJECT : M Note**  
**Quanta Computer Inc.**

Size: Custom  
 Document Number: Audio(ALC283)  
 Date: 星期六, 五月 25, 2013 Sheet 24 of 61







PLACE SATA AC COUPLING CAPS CLOSE TO Connector





DC Current rating: 2 A (MAX)




DC Current rating: 3 A (MAX)




SATA ODD Connector.



Place caps close to connector(<200mil).




I continuous <1.5A  
OC 1.5A  
Low Active



EC-SIT2-12  
EC-DV-32


USB3.0 PORT1  
Left USB up



EC-DV-19  
EC-SIT-33


Place CAP, close to USB3.0 CONN

I continuous <1.5A  
OC 1.5A  
Low Active



EC-SIT2-12  
EC-DV-31


USB3.0 PORT2  
Left USB down





EC-DV-19  
EC-SIT-33

Place CAP, close to USB3.0 CONN

ESD






ESD



**PROJECT : M Note**  
**Quanta Computer Inc.**

|        |                  |                |
|--------|------------------|----------------|
| Size B | Document Number  | Rev 1A         |
|        | <b>USB3.0 x2</b> |                |
| Date:  | 星期六, 五月 25, 2013 | Sheet 26 of 61 |

### NGFF SSD connector




**+3.3V\_NGFF\_WWAN  
Max Current : 2750mA**

**PROJECT : M Note**  
**Quanta Computer Inc.**

|                           |                                    |           |
|---------------------------|------------------------------------|-----------|
| Size<br>Custom            | Document Number<br><b>SSD NGFF</b> | Rev<br>1A |
| Date:<br>星期六, 五月 25, 2013 | Sheet<br>27                        | of<br>61  |

# Mini PCIE Wifi/BT connector

+3VS5 (2,6,7,9,10,15,17,20,23,24,25,32,37,40,44,47,53)  
+1.5V (6,7,8,10,19,24,46,48,49)



EC-SIT-12

- (8) PCIE\_CLKREQ\_WLAN#
- (8) CLK\_PCIE\_WLAN#
- (8) CLK\_PCIE\_WLAN#


(7,32) SERIRQ

(8) PCIE\_RXN1  
(8) PCIE\_RXP1


(8) PCIE\_TXN1  
(8) PCIE\_TXP1

PCI-Express TX and RX direct to connector


(7,9) BT\_OFF#




EC-SIT-33




WLAN\_OFF R#  
PLTRST#



For ESD / RF





For EMI



+3.3V\_NGFF\_WLAN  
Max Current : 1000mA Don't Support AOAC...

Support AOAC...






Place caps close to connector.

**PROJECT : M Note**  
**Quanta Computer Inc.**


|                        |                 |        |
|------------------------|-----------------|--------|
| Size Custom            | Document Number | Rev 1A |
| Wifi/BT MiniPCIE       |                 |        |
| Date: 星期六, 五月 25, 2013 | Sheet 28 of 61  |        |

3.3\_ALW  
 +5VS5 (15,19,26,37,38,40,41,42,43,45,46,47,48,49)  
 +3V (2,6,7,8,9,10,12,13,14,19,20,21,22,24,25,27,28,30,31,32,33,34,37,38,40,41,42,43,46,47,48,49)





RILIM\_LO is optional and the ILIM\_LO pin may be left unconnected if the following conditions are met:  
 1. ILIM\_SEL is always set high  
 2. Load Detection - Port Power Management is not used  
 3. Mouse / Keyboard wake function is not used  
 If conditions 1 and 2 are met but the mouse / keyboard wake function is also desired, it is recommended to use RILIM\_LO < 80.6 kΩ.  
 The following equation programs the typical current limit:  
 (1)  
 RILIM\_XX corresponds to either RILIM\_HI or RILIM\_LO as appropriate.

$$I_{OS\_typ} (mA) = \frac{50,500}{(R_{ILIM\_XX} (k\Omega) + 0.1)}$$





Confirmed with SW team already!!




|   |                                |                |
|---|--------------------------------|----------------|
|  |                                |                |
| <b>PROJECT : M Note</b>   |                                |                |
| <b>Quanta Computer Inc.</b>   |                                |                |
| Size<br>A   | Document Number<br><b>RFID</b> | Rev<br>1A      |
| Date:   | 星期六, 五月 25, 2013               | Sheet 30 of 61 |

Layout Note:  
Setting R,G,B trace  
impedance to 50 ohm.








**ESD PROTECTION**



For Checklist 0826

**PROJECT : M Note**  
**Quanta Computer Inc.**

|        |                               |                |
|--------|-------------------------------|----------------|
| Size B | Document Number<br><b>CRT</b> | Rev<br>1A      |
| Date:  | 星期六, 五月 25, 2013              | Sheet 31 of 61 |



Note: H01 use IT8587 with 128K-byte e-flash  
Auto load code condition:  
1. Let PCH SPI interface in High-Z state.  
2. RSMRST# pull low (PCH SPI pins are tri-stated prior to RSMRST# de-assertion)  
3. EC pin 100(GPG2) pull high(force EC load code)  
4. Supply power to SPI flash ROM, PCH(VCCSPLI,+1.05V\_SUS) and EC


FOR DEEP S3

Moved the TEMP\_ALERT# & VGA\_OVT# to PCH -1221

for GC6 support


EC-SIT-04

POWER SWITCH




POWER SWITCH For Bring Up Test

For ESD



AOUS function select setting




EC-SIT-20




EC-SIT-15





### KEYBOARD



### Fingerprint module



### Touch pad



**PROJECT : M Note**  
**Quanta Computer Inc.**


Size Custom  
Document Number  
Date: 星期六, 五月 25, 2013

KB/TP/LID



Rev 1A

Sheet 33 of 61


Thermal IC(HW Shutdown)



Thermal IC



\*Reserved the circuit to isolate the ALERT#/T\_CRIT# pin for power-on T\_CRIT temperature strapping.





**ALERT# /T\_CRIT# Pull-up Resistor**

| Rb       | 2Kohm | 7.5Kohm | Ra    | 10.5Kohm | 14Kohm | 18.7Kohm |
|----------|-------|---------|-------|----------|--------|----------|
| 2Kohm    | 77°C  | 87°C    | 97°C  | 107°C    | 117°C  |          |
| 7.5Kohm  | 79°C  | 89°C    | 99°C  | 109°C    | 119°C  |          |
| 10.5Kohm | 81°C  | 91°C    | 101°C | 111°C    | 121°C  |          |
| 14Kohm   | 83°C  | 93°C    | 103°C | 113°C    | 123°C  |          |
| 18.7Kohm | 85°C  | 95°C    | 105°C | 115°C    | 125°C  |          |

**T\_CRIT temperature strapping point**

FAN Controller




**PROJECT : M Note**  
**Quanta Computer Inc.**

|                        |                             |        |
|------------------------|-----------------------------|--------|
| Size Custom            | Document Number FAN/Thermal | Rev 1A |
| Date: 星期六, 五月 25, 2013 | Sheet 34 of 61              |        |



# Green CLK Circuitry

- +3V\_RTC\_0 (7,32)
- +3V\_RTC (6,7,10,24,32)
- 3.3V\_ALW (7,29,32,33,39,40)
- +3V\_GPU (14,17,38,45,48,50)
- LANVCC (23,49)
- +1.05V (2,4,9,10,43,48,49,53)

+3V\_RTC\_0,+3V\_RTC\_R,+3V\_RTC..  
20mils width(min)



New Adding for GPU 27M @1206







|            |                    |
|------------|--------------------|
|            | <b>U63 P/N</b>     |
| <b>DIS</b> | <b>AL000314000</b> |
| <b>UMA</b> | <b>AL3NB244000</b> |

DIS  
32Kx1+25M\*2+27Mx1  
UMA  
32Kx1+25M\*2

**PROJECT : M Note**  
**Quanta Computer Inc.**


|           |                                       |                |
|-----------|---------------------------------------|----------------|
| Size<br>A | Document Number<br><b>Green Clock</b> | Rev<br>1A      |
| Date:     | 星期六, 五月 25, 2013                      | Sheet 35 of 61 |

|   |                                 |                             |
|---|---------------------------------|-----------------------------|
|  |                                 | <b>PROJECT : M Note</b>     |
|   |                                 | <b>Quanta Computer Inc.</b> |
| Size<br>Custom  | Document Number<br><b>Blank</b> | Rev<br>1A                   |
| Date:   | 星期六, 五月 25, 2013                | Sheet 36 of 61              |




New adding @I124


USB3.0 re-driver IC



EC-SIT-03




EC-SIT-31




EC-SIT-03

Reserve some Rs for Parade USB3.0 re-driver.

for TI, MUST




Follow Intel Design Guide, Put AC CAP on DB




CONFIG1


(39) DOCK\_CONSUMP (32) Dock Detect# (23,32) NBSWON#





EC-SIT-11




Place CAP, close to CN1304



Follow Docking Design Guide, Pull up/down on system
















ESD




EC-SIT-11

- EMI**
- VIN (20,39,40,41,42,43,45,46,51)
  - +5VS5 (15,19,26,29,37,40,41,42,43,45,46,47,48,49)
  - +1.35VSUS (2,4,12,13,41,49)
  - +3V (2,6,7,8,9,10,12,13,14,19,20,21,22,24,25,27,28,29,30,31,32,34,35,37,41,42,43,46,47,48,49)
  - +3V\_GPU (14,17,35,45,48,50)
  - +1.5V\_GPU (14,15,18,48,50)





**PROJECT : M Note**  
**Quanta Computer Inc.**


|       |                       |                |
|-------|-----------------------|----------------|
| Size  | Document Number       | Rev            |
| B     | <b>Screw Hole/EMI</b> | 1A             |
| Date: | 星期六, 五月 25, 2013      | Sheet 38 of 61 |



- ACDC\_ID (32.39)
- 3V\_ALW (17,25,32,33,35,40)
- ACIN (32.39)
- ALW (32.39)
- MECLK (32.39)
- AD\_ID (32.39)
- MBDATA (32.39)
- TEMP\_MBAT (32.39)
- VBATT (32.39)
- BLUFC (32.39)
- DOCK (32.39)

10ms one-shot circuit





**+5V55**  
PEAK :7.94A  
OCP :10.56A

**+3V55**  
PEAK :7.24A  
OCP :9.62A

SIT2 - ALF@0514


PEC-FVT-01


SIT2 - ALF@0514 -- Del

Non-Staff


PEC-FVT-1









+VCC\_CORE  
PEAK :55A  
OCP :63A





+3V\_M3 (7,10,47,49,53)  
 +1.05V\_M3 (10,49,53)




Support SBA Function will be Mounted


|  |                  |                |
|--|------------------|----------------|
|  <b>PROJECT : M Note</b><br><b>Quanta Computer Inc.</b> |                  | Rev            |
|  |                  | 1A             |
| Size B   | Document Number  |                |
| M3 Power(RT8068A)  |                  |                |
| Date:  | 星期六, 五月 25, 2013 | Sheet 44 of 61 |





+VGPU\_CORE  
EDP-C: 35A  
EDP-Peak: 55A  
OCP: 60A

| Nvidia | N14P-GV2<br>(Config B) | N14M-GL<br>N14M-GE<br>(Config C) |
|--------|------------------------|----------------------------------|
| PR199  | 20KΩ                   | 39KΩ                             |
| PR203  | 20KΩ                   | 30KΩ                             |
| PR200  | 2.05KΩ                 | 3KΩ                              |
| PR201  | 18KΩ                   | 27KΩ                             |
| PR70   | 0Ω                     | 0Ω                               |
| PC138  | 2.7nF                  | 1.8nF                            |








**+3V, +5V**



**Support SBA Function will be Mounted**

| GPI00    | For GC6 function |
|----------|------------------|
| N14P-GV2 | PDA - Stuff      |
| N14M-GE  | PDA - Un-Stuff   |
| N14M-GL  | PDA - Un-Stuff   |








**PROJECT : M Note**  
**Quanta Computer Inc.**


Size: Custom | Document Number: **Discrete Load Switch** | Rev: 1A


Date: 星期六, 五月 25, 2013 | Sheet: 48 of 61










Discrete only



|   |                  |                             |        |
|---|------------------|-----------------------------|--------|
|  |                  | <b>PROJECT : M Note</b>     |        |
|   |                  | <b>Quanta Computer Inc.</b> |        |
| Size B  | Document Number  | Discrete Discharge          |        |
| Date:   | 星期六, 五月 25, 2013 | Sheet 50 of                 | Rev 1A |





|  |                                       |           |
|--|---------------------------------------|-----------|
|  <b>PROJECT : M Note</b><br><b>Quanta Computer Inc.</b> |                                       |           |
| Size<br>A  | Document Number<br><b>PTC Circuit</b> | Rev<br>1A |
| Date:<br>星期六, 五月 25, 2013  | Sheet<br>51 of                        | 61        |



+3VS5 (2,6,7,9,10,15,17,20,23,24,25,28,32,37,40,44,47)  
 +3V\_M3 (7,10,44,47,49)  
 +3V\_DEEP\_SUS (6,7,8,9,10)  
 +1.05V\_M3 (10,44,49)  
 +1.05V (2,4,9,10,35,43,48,49)


### PCH Dual SPL -- ME ROM 32Mbit (2M or 8M Byte), SPI

| BIOS+ME=8MB | R    | Status   |
|-------------|------|----------|
| Non-SBA     | R684 | Stuff    |
| SBA         | R684 | Un-Stuff |




| Vender  | Size | P/N         |
|---------|------|-------------|
| Winbond | 8MB  | AKE3EFP0N07 |
| MXIC    | 8MB  | AKE3EZN0Z00 |

### SBA POWERGD/SBA Power select




Without SBA Function will be Mounted



Support SBA Function will be Mounted

### SBA LOGIC





Support SBA Function will be Mounted

**PROJECT : M Note**  
**Quanta Computer Inc.**

|                        |   |           |
|------------------------|---|-----------|
| Size Custom            | Document Number<br><b>Circuit for Intel SBA</b> | Rev<br>1A |
| Date: 星期六, 五月 25, 2013 | Sheet 53 of 61                                  |           |

# BM5/6 -- Intel Shark Bay mainly Power On Sequence(G3 to S0)






Intel Suggestion to avoid glitching @ 0109

**BM5/6 Schematic EC Tracking Record DV ( for DV ) Jan. 18, 2013**

| EC #     | Page | Description  | Part Affected                    |
|----------|------|--|----------------------------------|
| EC-DV-01 | 10   | Change component to "Stuff" to supply the power for VCCASW.  | R301                             |
| EC-DV-02 | 53   | Add one CS0# for SPI ROM for supported non-SBA function. BIOS+ME at one 8MB SPI ROM.               | R685,R684                        |
| EC-DV-03 | 8    | Changed the Power Rail to +3V_DEEP_SUS following CRB   | Q41                              |
| EC-DV-04 | 6    | Follow up Intel suggestion to meet the power up sequence for Shark Bay Platform                    | R686,R187,U49,C643,U36,R185,C274 |
| EC-DV-05 | 21   | Changed the Touch Screen CONN footprint and swap Pin Define.                                       | CN1                              |
| EC-DV-06 | 37   | Changed the internal docking CONN footprint and swap Pin Define.                                   | CN21                             |
| EC-DV-07 | 24   | Modify Speaker CONN footprint  | CN2                              |
| EC-DV-08 | 33   | Modify SW1 & SW2 Switch footprint  | SW1,SW2                          |
| EC-DV-09 | 29   | Changed the Power/B CONN footprint   | CN4                              |
| EC-DV-10 | 7    | Changed the 32.768KHz part for single source issue   | Y4                               |
| EC-DV-11 | 8    | Moved the USB2+/- from port 2 to port 1 and USB3+/- from port 3 to port 9 for BIOS debug function. |                                  |
| EC-DV-12 | 32   | Add HDD_DETECT# pull up 100K ohm to 3.3_ALW  | R687                             |
| EC-DV-13 | 38   | Modify HOLE 22 footprint   | HOLE 22                          |
| EC-DV-14 | 7,10 | Separate the BIOS SPI & PCH SPI I/F power from +3V_M3, and adding a +3V_DEEP_SUS power             | R688,R689                        |
| EC-DV-14 | 7    | Modify the layout routing for EC auto load function to support CS0# (SBA) & CS1#(non-SBA)          |                                  |
| EC-DV-15 | 10   | Un-Stuff the 100K ohm on SLP_SUS_ON_GPG2 for voltage-divider issue                                 | R555                             |
| EC-DV-16 | 38   | Add a GND signal suggested by ESD team   | PAD1                             |
| EC-DV-17 | 23   | Modify the component footprint suggestion by ESD team  | RV15,RV16,RV17,RV18,RV19         |
| EC-DV-18 | 18   | Modify the VRAM footprint, to add the silkscreen for different VRAM package of 2Gb & 4Gb           | U9,U32,U6,U22                    |
| EC-DV-19 | 26   | Changed the USB3.0 footprint.  | CN18,CN21                        |
| EC-DV-20 | 25   | Changed the ODD Power control GPIO from EC to PCH by customer request                              | R605,R608                        |
| EC-DV-21 | 20   | Modify the component footprint   | C399                             |
| EC-DV-22 | 23   | Modify the component footprint   | C406                             |
| EC-DV-23 | 16   | For install GPU-GV2 driver issue, to stuff to supply power for VID_PLLVDD.                         | R115                             |
| EC-DV-24 | 24   | Swap the Pin define to solve the recorder issue of internal MIC.                                   | CN9                              |
| EC-DV-25 | 32   | Change the R vaule to 100K ohm   | R52                              |
| EC-DV-26 | 6    | Reserver TPs for DDI Port debug, And adding pull-up a R to +3V for Enable DDI Port.                | TP79,TP80,TP81,TP82, R691        |
| EC-DV-27 | 7    | EMI Suggestion, stuff 15pF for 24MHz Harmonic  | EC18                             |
| EC-DV-28 | 8    | EMI Suggestion, stuff 15pF for 33MHz SSC issue   | EC5,EC20                         |
| EC-DV-29 | 28   | EMI Suggestion, stuff 15pF for 33MHz SSC issue   | C635                             |


**PROJECT : M Note**  
**Quanta Computer Inc.**

|                           |  |           |
|---------------------------|--|-----------|
| Size<br>Custom            | Document Number<br><b>EC RECORD DV</b> | Rev<br>1A |
| Date:<br>星期六, 五月 25, 2013 | Sheet<br>56 of                         | 61        |




**BM5/6 Schematic EC Tracking Record DV ( for DV ) Jan. 18, 2013**

| <b>EC #</b> | <b>Page</b> | <b>Description</b>  | <b>Part Affected</b>                    |
|-------------|-------------|---|---|
| EC-DV-30    | 31          | EMI Sugestion, stuff 22pF for CRT EMI issue               | C215,C218,C229,C230,C240,C246,          |
| EC-DV-31    | 26          | EMI Sugestion, stuff 90 ohm common choke for USB2.0 port. | CML7,R673,R674                          |
| EC-DV-32    | 26          | EMI Sugestion, stuff 90 ohm common choke for USB2.0 port. | CML8,R675,R676                          |
| EC-DV-33    | 24          | EMI Sugestion, stuff 600 ohm bead for Speaker port.       | R2,R3,R4,R5                             |
| EC-DV-34    | 22          | EMI Sugestion, stuff 120 ohm R for HDMI port.             | R638,R642,R650,R651                     |
| EC-DV-35    | 09          | Board ID for BM5 / BM6 A2 stage                           | R586,R589,R283,R284,R575,R573,R278,R275 |
|             |             |   |   |
|             |             |   |   |
|             |             |   |   |
|             |             |   |   |
|             |             |   |   |
|             |             |   |   |
|             |             |   |   |
|             |             |   |   |
|             |             |   |   |
|             |             |   |   |
|             |             |   |   |
|             |             |   |   |
|             |             |   |   |
|             |             |   |   |
|             |             |   |   |
|             |             |   |   |
|             |             |   |   |
|             |             |   |   |
|             |             |   |   |
|             |             |   |   |
|             |             |   |   |
|             |             |   |   |
|             |             |   |   |
|             |             |   |   |
|             |             |   |   |
|             |             |   |   |
|             |             |   |   |
|             |             |   |   |
|             |             |   |   |
|             |             |   |   |
|             |             |   |   |
|             |             |   |   |
|             |             |   |   |



**BM5/6 Schematic EC Tracking Record SIT ( for SIT ) Mar. 21, 2013**

| EC #      | Page  | Description   | Part Affected                              |
|-----------|-------|---|--|
| EC-SIT-01 | 05    | Intel's Suggestion, to remove 1K ohm on CFG9  | R480                                       |
| EC-SIT-02 | 29    | Added Thermal Pad to GND  | U48  |
| EC-SIT-03 | 37    | Reserve design for Parade USB3.0 re-driver IC   | U2,R692,R693,R694,R695,R696,R697           |
| EC-SIT-04 | 32    | Added 10K ohm to pull-up the +3VS5 rail on USB_STATUS#                                      | R698                                       |
| EC-SIT-05 | 09    | Changed the power rail of "SV_DET" to +3V   | R542                                       |
| EC-SIT-06 | 14    | Changed the GPU's enable signal of CLK_REGA_REQ# to "GFXPG"                                 | Q6   |
| EC-SIT-07 | 07    | EMI suggestion to change the capacitor value  | EC18,EC19                                  |
| EC-SIT-08 | 23    | Modify the LAN Surge protected circuit from EMI suggestion                                  | R172,RV15,R699,R173,R174,R175,R176,U50,U51 |
| EC-SIT-09 | 27,32 | Removed the "NGFF_SSD_PRESENT#" to Pin21, and changed to 3.3V_ALW. Lenovo suggestion        | CN19                                       |
| EC-SIT-10 | 08,27 | Added one GPIO controlled by PCH and pull down 10K ohm                                      | R700,CN19,R359                             |
| EC-SIT-11 | 37    | Added 4pcs AC Cap at RX/TX for docking USB3.0 function. Lenovo suggestion                   | C644,C645,C646,C647,CN12,U2,U20            |
| EC-SIT-12 | 28    | Reserve 2pcs Cap on WLAN PCIE Clock 100MHz.   | C648,C649                                  |
| EC-SIT-13 | 32    | Reserve 220pF on ACDC_ID signal   | C650                                       |
| EC-SIT-14 | 06,32 | Non-stuff the parts, ESD suggestion   | C59,C586                                   |
| EC-SIT-15 | 32    | Reserve 0.1uF on "HDD_DETECT# signal  | C651                                       |
| EC-SIT-16 | 32    | Reserve 330pF on +3.3V_RUN_EC power rail  | C652                                       |
| EC-SIT-17 | 33    | Stuff the parts, ESD suggestion   | RV5,RV6                                    |
| EC-SIT-18 | 29    | Reserve without AOU5 circuit  | RP9,PR10,RP11,RP12,U52,U48,C653            |
| EC-SIT-19 | 24    | Delete R359 to increase space for circuit of w/o AOU5                                       | R359                                       |
| EC-SIT-20 | 32    | Added 2 resistances to select AOU5 function   | R701,R702                                  |
| EC-SIT-21 | 20    | Changed the Touch Screen solution, so deleted the CN1 Conn.                                 | CN1  |
| EC-SIT-22 | 20    | Changed the LVDS Conn type to 40Pin for adding touch function                               | CML1,R402                                  |
| EC-SIT-23 | 29    | Stuff the parts, EMI suggestion   | CML4,CML5,R355,R356,R354,R353              |
| EC-SIT-24 | 21    | Stuff the parts, EMI suggestion   | CML6,R395,R396                             |
| EC-SIT-25 | 20    | Stuff the parts, EMI suggestion   | C4,C5                                      |
| EC-SIT-26 | 20    | Stuff the parts, EMI suggestion   | L23,R406,R407                              |
| EC-SIT-27 | 32    | Added on 0 ohm from +3V_RTC rail to RTC_VCC rail  | R703                                       |
| EC-SIT-28 | 08,25 | Reserve HDD_DEVSLP function at HDD device   | R704,R705                                  |
| EC-SIT-29 | 07    | Stuff the some components for preventing the leakage on +3V power rail                      | Q38,R205,R194,R527,R                       |
| EC-SIT-30 | 22    | Changed the R value from 680 to 470 of Cost Reduced Level Shifter for HDMI eye diagram test | R325,R326,R327,R328,R329,R332,R333,R334    |



**PROJECT : M Note**  
**Quanta Computer Inc.**


|                        |                 |        |
|------------------------|-----------------|--------|
| Size Custom            | Document Number | Rev 1A |
| <b>EC RECORD SIT</b>   |                 |        |
| Date: 星期六, 五月 25, 2013 | Sheet 59 of     | 61     |

**BM5/6 Schematic EC Tracking Record SIT ( for SIT ) Mar. 21, 2013**

| EC #      | Page | Description  | Part Affected   |
|-----------|------|--|---|
| EC-SIT-31 | 37   | Added the pull-up R on EQ1 & EQ2 for USB3.0 SI of RX test    | R16,R20   |
| EC-SIT-32 | 07   | Changed the Cap Value for fine-tuning the crystal's accuracy | C277,C280   |
| EC-SIT-33 |      | Changed the Conn. to EC SL parts                             | JDIM2,JDIM1,CN15,CN17, PJP1,CN13,CN14,CN16,CN18,CN21,CN5,CN6<br>CN7,CN10,CN4,CN20 |
| EC-SIT-34 | 33   | Changed the parts of click pad switch by ME requirement      | SW1,SW2   |
| EC-SIT-35 | 29   | Setting the AOU5 RILIM_Hi & RILIM_Lo to current 2.3A & 1.5A  | R669,R670   |
| EC-SIT-36 | 09   | Board ID for BM5 / BM6 SIT Stage                             | R586,R589,R283,R284,R575,R573,R278,R275   |
|           |      |  |   |
|           |      |  |   |
|           |      |  |   |
|           |      |  |   |
|           |      |  |   |
|           |      |  |   |
|           |      |  |   |
|           |      |  |   |
|           |      |  |   |
|           |      |  |   |
|           |      |  |   |
|           |      |  |   |
|           |      |  |   |
|           |      |  |   |
|           |      |  |   |
|           |      |  |   |
|           |      |  |   |
|           |      |  |   |
|           |      |  |   |
|           |      |  |   |
|           |      |  |   |
|           |      |  |   |
|           |      |  |   |
|           |      |  |   |
|           |      |  |   |
|           |      |  |   |
|           |      |  |   |
|           |      |  |   |
|           |      |  |   |
|           |      |  |   |
|           |      |  |   |
|           |      |  |   |
|           |      |  |   |
|           |      |  |   |
|           |      |  |   |

**BM5/6 Schematic EC Tracking Record SIT2 ( for SIT2 ) May. 24, 2013**

| EC #       | Page  | Description   | Part Affected  |
|------------|-------|---|--|
| EC-SIT2-01 | 33    | Changed the CN5 Footprint   | CN5  |
| EC-SIT2-02 | 29    | Delete the CN10 Pin 2 +3V for assembly line issue   | CN10   |
| EC-SIT2-03 | 25    | Directly connect HDD Conn Pin18 to GND. Lenovo suggestion                                     | CN17   |
| EC-SIT2-04 | 32    | Swap the GPIO Pin on 108 & 30 to support the breathing effect                                 | U4   |
| EC-SIT2-05 | 28    | Add a circuit to don't support AOAC function  | R665   |
| EC-SIT2-06 | 07,20 | Added 1 GPIO21 of PCH to control the Touch Panel RST Pin and 1 Cap 0.47u for timing fine tune | U40,R630, C654   |
| EC-SIT2-07 | 19    | Stuff the parts for linking the eDP to LVDS converter IC via SMBus                            | Q22  |
| EC-SIT2-08 | 15    | Modify the part's footprint   | Q35  |
| EC-SIT2-09 | 29    | Changed the CN4 Footprint from 0.5 pitch to 1.0 pitch for assembly line issue                 | CN4  |
| EC-SIT2-10 | 27    | Delete the GND Pin on Pin5 of NGFF Connector as Vendor's PCR                                  | CN19   |
| EC-SIT2-11 | 09    | Just modify the signal neme to AOAC_EN  | U40  |
| EC-SIT2-12 |       | Delete the 0 ohm or common chock on all USB ports   | R353,R354,R355,R356,R673,R674,R675,R676,R395,R396,R406,R407,CML2,B |
| EC-SIT2-13 | 20    | Modify the part's footprint   | CML1   |
| EC-SIT2-14 | 29    | Modify the part's footprint   | CN10   |
| EC-SIT2-15 | 29    | Modify the ILIM LO R value from 68K ohm to 2M ohm   | R670   |
| EC-SIT2-16 | 32    | Added M3_ON pull up 10K ohm with 3.3V_ALW for Auto load code issue                            | R353   |
| EC-SIT2-17 | 09    | Board ID for BM5 / BM6 SIT2 Stage   | R586,R589,R283,R284,R575,R573,R278,R275                            |
|            |       |   |  |
|            |       |   |  |
|            |       |   |  |
|            |       |   |  |
|            |       |   |  |
|            |       |   |  |
|            |       |   |  |
|            |       |   |  |
|            |       |   |  |
|            |       |   |  |
|            |       |   |  |
|            |       |   |  |
|            |       |   |  |
|            |       |   |  |
|            |       |   |  |
|            |       |   |  |
|            |       |   |  |
|            |       |   |  |
|            |       |   |  |
|            |       |   |  |
|            |       |   |  |

 **PROJECT : M Note**  
**Quanta Computer Inc.**

|                        |                 |        |
|------------------------|-----------------|--------|
| Size Custom            | Document Number | Rev 1A |
| <b>EC RECORD SIT2</b>  |                 |        |
| Date: 星期六, 五月 25, 2013 | Sheet 61 of     | 61     |