


# ZRQ\_GDDR3 SHB ULT SYSTEM BLOCK DIAGRAM

BOM

01

- IV@ : iGPU
- EV@ : Optimus
- SW@ : With DP switch
- NSW@ : W/O DP switch
- TPL@ : Touch screen
- KBL@ : Keyboard backlight
- TPM@ : TPM





# Haswell ULT (DISPLAY,eDP)

# 02

HDMI

Mini DP

- 25 INT\_HDMITX2N
- 25 INT\_HDMITX2P
- 25 INT\_HDMITX1N
- 25 INT\_HDMITX1P
- 25 INT\_HDMITX0N
- 25 INT\_HDMITX0P
- 25 INT\_HDMICLK-
- 25 INT\_HDMICLK+
- 23 DP2\_TXN0
- 23 DP2\_TXP0
- 23 DP2\_TXN1
- 23 DP2\_TXP1
- 23 DP2\_TXN2
- 23 DP2\_TXP2
- 23 DP2\_TXN3
- 23 DP2\_TXP3



- DDI1\_TXN0
- DDI1\_TXP0
- DDI1\_TXN1
- DDI1\_TXP1
- DDI1\_TXN2
- DDI1\_TXP2
- DDI1\_TXN3
- DDI1\_TXP3
- DDI2\_TXN0
- DDI2\_TXP0
- DDI2\_TXN1
- DDI2\_TXP1
- DDI2\_TXN2
- DDI2\_TXP2
- DDI2\_TXN3
- DDI2\_TXP3
- EDP\_TXN0
- EDP\_TXP0
- EDP\_TXN1
- EDP\_TXP1
- EDP\_TXN2
- EDP\_TXP2
- EDP\_TXN3
- EDP\_TXP3
- EDP\_AUXN
- EDP\_AUXP
- EDP\_RCOMP
- EDP\_DISP\_UTIL



- C45 EDP\_TXN0
- B46 EDP\_TXP0
- A47 EDP\_TXN1
- B47 EDP\_TXP1
- C47 EDP\_TXN2
- C46 EDP\_TXP2
- A49 EDP\_TXN3
- B49 EDP\_TXP3
- A45 EDP\_AUXN
- B45 EDP\_AUXP
- D20 EDP\_RCOMP
- A43 DP\_UTIL



eDP Panel


eDP\_RCOMP  
Trace length < 100 mils  
Trace width = 20 mils  
Trace spacing = 25 mils

- 24 PCH\_BRIGHT
- 24 PCH\_BLON
- 24 PCH\_VDDEN
- TP46
- 24 TP\_INT\_PCH
- 10 BOARD\_ID4
- 10 BOARD\_ID1
- 10,32 BOARD\_ID2



- EDP\_BKLCTL
- EDP\_BKLEN
- EDP\_VDDEN
- DDPB\_CTRLCLK
- DDPB\_CTRLDATA
- DDPC\_CTRLCLK
- DDPC\_CTRLDATA
- DDPB\_AUXN
- DDPC\_AUXN
- DDPB\_AUXP
- DDPC\_AUXP
- DDPB\_HPD
- DDPC\_HPD
- EDP\_HPD

- B9
- C9
- D9
- D11
- C5
- B6
- B5
- A6
- C8
- A8
- D6





DDPB/C\_CTRLDATA has an iPD 20K.  
When PU at rising edge of PCH\_PWROK, the DDI port will be detected

**Quanta Computer Inc.**  
PROJECT : ZRQ

Size	Document Number	Rev
	<b>Haswell 3/5 (DDI/eDP)</b>	3A
Date:	Friday, April 12, 2013	Sheet 2 of 47

### Haswell ULT (DDR3L)

### Haswell Processor (DDR3)




## Haswell ULT (SIDE BAND)

**H\_PECI (50ohm)**  
Route on microstrip only  
Spacing >18 mils  
Trace Length: 0.4-6.125 inches

**H\_PWRGOOD (50ohm)**  
Trace Length: 1-11.25 inches

**CPU\_PLTRST# (50ohm)**  
Trace Length: 10-17 inches




**SM\_RCOMP[0:2]**  
Trace length < 500 mils  
Trace width = 12-15 mils  
Trace spacing = 20 mils


**TCK,TMS**  
Trace Length < 9000mils

**BPM#[0:7]**  
Trace Length 1-6 inches  
Length match < 300 mils


### DRAM COMP




### XDP PU/PD




### DDR3L ODT GENERATION



### PU/PD of CPU



### DRAMRST




**Quanta Computer Inc.**

**PROJECT : ZRQ**





Size	Document Number	Rev
	<b>Haswell 1/5 (PEG/DM/FDI)</b>	3A
Date:	Friday, April 12, 2013	Sheet 4 of 47

VDDQ Output Decoupling Recommendations		
330uFx2	7343	BOT socket side
22uFx11	0805	5 on TOP, 6 on BOT inside socket cavity
10uFx10	0805	5 on TOP, 5 on BOT inside socket cavity

## Haswell ULT (POWER)




VCC Output Decoupling Recommendations		
470uFx4	7343	TOP socket side
22uFx8	0805	4 on TOP, 4 on BOT near socket edge
22uFx11	0805	TOP, inside socket cavity
10uFx11	0805	BOT, inside socket cavity



# Haswell ULT (CFG,RSVD)

06



## Processor Strapping

	1	0	
CFG0 EAR-STALL/NOT STALL RESET SEQUENCE AFTER PCU PLL IS LOCKED	(DEFAULT) NORMAL OPERATION; NO STALL	STALL	
CFG1 PCH/ PCH LESS MODE SELECTION	(DEFAULT) NORMAL OPERATION	PCH-LESS MODE	
CFG3 PHYSICAL_DEBUG_ENABLED (DFX PRIVACY)	DISABLED NO PHYSICAL DISPLAY PORT ATTACHED TO EMBEDDED DISPLAY PORT	ENABLED AN EXTERNAL DISPLAY PORT DEVICE IS CONNECTED TO THE EMBEDDED DISPLAY PORT	
CFG 8 ALLOW THE USE OF NOA ON LOCKED UNITS	DISABLED(DEFAULT); IN THIS CASE, NOA WILL BE DISABLED IN LOCKED UNITS AND ENABLED IN UN-LOCKED UNITS	ENABLED; NOA WILL BE AVAILABLE REGARDLESS OF THE LOCKING OF THE UNIT	
CFG9 NO SVID PROTOCOL CAPABLE VR CONNECTED	VRS SUPPORTING SVID PROTOCOL ARE PRESENT	NO VR SUPPORTING SVID IS PRESENT. THE CHIP WILL NOT GENERATE (OR RESPOND TO) SVID ACTIVITY	
CFG10 SAFE MODE BOOT	POWER FEATURES ACTIVATED DURING RESET	POWER FEATURES (ESPECIALLY CLOCK GATINE ARE NOT ACTIVATED	









**Quanta Computer Inc.**  
PROJECT : ZRQ






Haswell ULT PCH (LPC, SPI, SMBUS, C-LINK, THERMAL)

Haswell ULT PCH (RTC/HDA/SATA/SPI)



**SATA ROMP**  
 Impedance = 50 ohm  
 Trace length < 500 mils  
 Trace spacing = 15 mils

**PCH Quad SPI ROM (Default for WIN8)**



**ULT Strapping Table**


Pin Name	Strap description	Sampled	Configuration	note
GPIO81(SPKR)	No reboot on TCO Timer expiration	PWROK	0 = Default enable (IPD 20K) 1 = Disable No-Reboot mode	+3V0 R642 *1K.4 SPKR SPKR 10.30
HDA_SDO	Flash Descriptor Security Override / Intel ME Debug Mode	PWROK	0 = Default can program ME (IPD 20K) 1 = can't program ME	HDA_SDO_R R702 *SHORT.4 ME_W#R# 33
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	1=Should be always pull-up	+3V_RTC R717 330K.4 PCH_INTVRMEN R704 *330K.4
GPIO66	Top-Block Swap override		0 = Default disable (IPD 20K) 1 = Enable TBS function	10 GPIO66 R578 *1K.4 GPIO66 R577 *1K.4
GPIO86	Boot BIOS Strap Bit		0 = Default SPI (IPD 20K) 1 = LPC	10 GPIO86 R136 *1K.4 GPIO86 R129 *1K.4
GPIO15	TLS(Transport layer security)		0 = Default enable w/o confidentiality (IPD 20K) 1 = Default enable with confidentiality	10 GPIO15 R195 8.2K.4 GPIO15 R188 *1K.4
CFG4	DP presence strap		0 = Enable an external display port is connected to the eDP 1 = disable	6,13 CFG4 R193 *1K.4
DSWVREN	Deep Sx well on the die VR enable		1=Should be always pull-up	7 DSWVREN R718 330K.4 DSWVREN R706 *330K.4










# Haswell ULT PCH (GPIO,CPU/MISC,NCTF)

	High	Low
GPIO8	No touch panel	Touch panel




DEVSLP0 for HDD  
DEVSLP1 for mSATA




GPIO27 : If not used then use 8.2-kΩ to 10-kΩ pull-down to GND.

## Board ID




	Low	High
BOARD_ID0	DDR3	GDDR5
BOARD_ID1	Enable on board memory	Disable on board memory
BOARD_ID2	Pin8 of SYNAPTICS and ELAN are NC pin. BIOS maybe will use EEPROM detection. Default is pull high.	
BOARD_ID3	Reserved (Default)	Reserved
BOARD_ID4	Reserved (Default)	Reserved


## RAM ID




## SKU ID



## CPU thermal trip







### Quanta Computer Inc.

PROJECT : ZRQ

Size	Document Number	Rev
	LPT 4/6 (GPIO/MISC)	3A
Date:	Friday, April 12, 2013	Sheet 10 of 47






# Haswell ULT (GND)






**Quanta Computer Inc.**  
PROJECT : ZRQ

Size	Document Number	Rev
	LPT 6/6 (GND)	3A
Date:	Friday, April 12, 2013	Sheet 12 of 47



APS







**Quanta Computer Inc.**  
PROJECT : ZRQ


Size Document Number CPU/PCH XDP Rev 3A

Date: Friday, April 12, 2013 Sheet 13 of 47







N14P-GT	



[PEG Interface]



Follow Z09 to isolate CLK\_REQ#








Figure 3-18. PEX\_RST\_N Timing for GPU  
 Table 3-8. N11x Reset Requirements for PCI Express 2.0

Constraint Parameter	Requirement	Notes
$T_{FPVPERL\_G}$	$T_{FPVPERL\_G} \geq 1\mu s$	
$T_{PERST\_CLK\_G}$	$T_{PERST\_CLK\_G} \geq 1T_{REF\_CLK}$	



PCH control PEGX\_RST#

PEG\_RST timing



N14P

GPU\_VCCP\_SENSE 40 8mils width  
 GPU\_VSSP\_SENSE 40 0.2MM





**Quanta Computer Inc.**  
 PROJECT : ZRQ


Size	Document Number	Rev
	DGPU 1/5 (PEG)	3A
Date:	Friday, April 12, 2013	Sheet 16 of 47





N14P-GV2	
N14P-GT	











**Quanta Computer Inc.**  
PROJECT : ZRQ

Size	Document Number	Rev
	<b>DGPU 3/5 (Display)</b>	3A
Date:	Friday, April 12, 2013	Sheet 18 of 47






LAYOUT NOTES:  
 UNDAER: WITHIN 150MILS  
 NEAR: WITHIN 1378MILS



for meet Power down sequence for +3V\_GFX




GC6 need system 3V to control FBVDDQ



**Quanta Computer Inc.**  
**PROJECT : ZRQ**

Size: Document Number: **DGPU 5/5 (Power/Ground)** Rev: 3A  
 Date: Friday, April 12, 2013 Sheet: 20 of 47

# CHANNEL A: 1024MB DDR3X16




**VMA\_CLK0**  
 R468 EV@162/F\_4














**Fermi : Change to 160 ohm**  
 1 : CS11602JB00 ,RES CHIP 160 1/16W +-5%(0402)  
 2 : CS11622FB07 ,RES CHIP 162 1/16W +-1%(0402)

**VMA\_CLK1**  
 R467 EV@162/F\_4

**Fermi : Change to 160 ohm**  
 1 : CS11602JB00 ,RES CHIP 160 1/16W +-5%(0402)  
 2 : CS11622FB07 ,RES CHIP 162 1/16W +-1%(0402)



CHANNEL B: 1024MB DDR3X16












**Quanta Computer Inc.**  
**PROJECT : ZRQ**

Size Document Number  
**N13P-LP DDR3 VRAM 2/2**


Date: Friday, April 12, 2013 Sheet 22 of 47

Mini DP ML (DPP)



Layout Notes:  
Place near Pin13 and Pin14



DP_AUX	DP_CAD	Behavior
Low	DP signal (AC couple)	
High	TMDs signal (DC couple)	




mDP connector









### HDMI Cost Reduced level shift (HDM)




### HDMI connector (HDM)




### HDMI DDC (HDM)



### EMI (EMC)



### HDMI-detect (HDM)



**Quanta Computer Inc.**  
PROJECT : ZRQ  
HDMI (PS8101)



Size	Document Number	Rev
		3A

Date: Friday, April 12, 2013 Sheet 25 of 47

### MINI-CARD WLAN(MPC)

+3.3V: 1000mA  
 +3.3Vaux:330mA  
 +1.5V:500mA

Check LED signal. (active high or low)  
 H=5.2mm




LAYOUT NOTE:  
 CLOSE TO CONNECTOR


### mSATA(MNC)

LAYOUT NOTE:  
 CLOSE TO CONNECTOR

rating = 1000mA @ 128G




H=4.95mm



### Leakage circuit (MPC)

20120105 Change power plant for leakage issue.




**Quanta Computer Inc.**  
 PROJECT : ZRQ

Size	Document Number	Rev
		3A


**Mini Card/mSATA**

Date: Friday, April 12, 2013 Sheet 26 of 47


### MAIN SATA HDD (HDD)




### TPM (TPM)



### LED(UIF)






### 3/5VPCU reset switch (CLG)




**Quanta Computer Inc.**  
PROJECT : ZRQ

Size	Document Number	Rev
	<b>SATA-HDD/ TPM</b>	3A
Date:	Friday, April 12, 2013	Sheet 27 of 47


# LAN/Card reader (LAN)




# High Transformer (LAN)





# RJ45 CONNECTOR (LAN)





# SURGE (LAN)



# SD/MMC CARD READER CONNECTOR (MMC)




## EMI




**Share Pin**

SP1	SD_D7	xD_RDY
SP2	SD_D6	MS_INS#
SP3	SD_D5	xD_RE#
SP4	SD_D4	xD_CE#
SP5	SD_D1	xD_D6
SP6	SD_D0	MS_CLK
SP7	SD_D7	xD_D5
SP8	SD_CLK	MS_D3
SP9	SD_CMD	MS_D6
SP10	SD_D3	xD_D3
SP11	SD_D2	MS_D2
SP12	SD_D2	xD_D2
SP13	SD_D2	xD_D7
SP14	MS_BS	xD_CLE
SP15	SD_WP	MS_D1
SP16	SD_CD#	xD_WP#
SP17	MS_D5	xD_ALE
SP18	MS_D4	xD_D0
SP19	MS_D0	xD_D1
SP20	MS_D0	xD_CD#



# Stitching cap (EMC)



# HOLE(OTH)




# BATT Enable short pad






## USB3.0

Active High:  
 1st: AL007534001 (Promate)  
 2nd: AL000547006 (GMT)  
 3rd: AL002511002 (DDS)




## USB Charger to 3.0

CB	SELCDP	Function
0	X	DCP autodetect with mouse/keyboard wakeup
1	0	S0 charging with SDP only
1	1	S0 charging with CDP or SDP only (depending on external device)




## USB2.0




## I/O board


1st source: AL007534000  
 2ns source: AL082025000




K/B (KBC)




TOUCHPAD BOARD CONN (TPD)




KB\_BL LED (KBC)



CPU FAN1 (THM)



GPU FAN2 (THM)




**Quanta Computer Inc.**  
**PROJECT : ZRQ**

Size	Document Number	Rev
	<b>KB/TP/FAN</b>	3A
Date:	Friday, April 12, 2013	Sheet 32 of 47








REGN MAX voltage 6.5V  
 $V_{ILIM} = 20 * (V_{SRP} - V_{SRN}) = 20 * I_{chg} * R_{sr} = 0.793V$  for 3.965A current limit  
 Pin10  $I_{LIM} = 0.793V$   
 $R_{sr} = 0.01\Omega$

**Quanta Computer Inc.**  
**PROJECT : ZRQ**

Size	Document Number	Rev
	Charger(BQ24737RGR)	2A
Date:	Friday, April 12, 2013	Sheet 34 of 47

Limit set on 60W/3.16A

Add ESD diode base on EC FAR suggestion




**+5VPCU**  
 5 Volt +/- 5%  
 TDC : 5.4A  
 PEAK : 7.2A  
 OCP : 9A  
 Width : 220mil

**+3VPCU**  
 3.3 Volt +/- 5%  
 TDC : 4.7A  
 PEAK : 6.2A  
 OCP : 7.5A  
 Width : 200mil

**OCP:9A**  
 $L(\text{ripple current}) = (9-5) * 5 / (2.2u * 0.3M * 9) = 3.367A$   
 $I_{ocp} = 9 - (3.367/2) = 7.32A$   
 $V_{th} = 7.32A * 14mOhm + 1mV = 103.43mV$   
 $R(I_{lim}) = (103.43mV * 8) / 10uA = 82.774K$

**OCP:7.5A**  
 $L(\text{ripple current}) = (9-3.3) * 3.3 / (2.2u * 0.355M * 9) = 2.676A$   
 $I_{ocp} = 7.5 - (2.676/2) = 6.16A$   
 $V_{th} = 6.16A * 14mOhm + 1mV = 87.27mV$   
 $R(I_{lim}) = (87.27mV * 8) / 10uA = 69.81K$



TDC : 1.5A  
 PEAK : 2A  
 Width : 80mil


TDC : 2.4A  
 PEAK : 3.2A  
 Width : 100mil

TDC : 1.4A  
 PEAK : 1.8A  
 Width : 110mil

TDC : 1.2A  
 PEAK : 1.6A  
 Width : 60mil


**Quanta Computer Inc.**  
**PROJECT : ZRQ**

Size	Document Number	Rev
	<b>SYSTEM 5V/3V (TPS51225)</b>	2A
Date:	Friday, April 12, 2013	Sheet 35 of 47





**+1.05V**  
 1.05 Volt +/- 5%  
 TDC : 6.7A  
 PEAK : 8A  
 OCP : 10A  
 Width : 280mil

OCP=10A  
 L ripple current  
 $= (19-1.05) * 1.05 / (2.2u * 290k * 19)$   
 $= 1.555A$   
 $V_{trip} = 10 - (1.555 / 2) * 14mohm$   
 $= 0.129V$   
 $R_{limit} = 0.129 / 10uA * 8 = 103.293Kohm$



TDC : 2.4A  
 PEAK : 3.2A  
 Width : 100mil

 <b>Quanta Computer Inc.</b> PROJECT : ZRQ		Size	Document Number	Rev
			<b>+1.05V(TPS51211)</b>	2A
Date:	Friday, April 12, 2013	Sheet	36	of 47



TDC : 0.38A  
PEAK : 0.5A  
Width : 20mil

TDC : 0.75A  
PEAK : 1A  
Width : 40mil

+1.35V\_SUS  
1.35 Volt +/- 5%  
TDC : 12.6A  
PEAK : 16.8A  
OCP : 20A  
Width : 520mil

TDC : 0.56A  
PEAK : 0.75A  
Width : 20mil

Mode	Frequency	Discharge mode
200K	400K	Tracking Discharge
100K	300K	Tracking Discharge

	S3	S5	+1.35VSUS	REF	VTT
S0	1	1	ON	ON	ON
S3 (mainon off)	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF

OCP=10A  
L ripple current  
= $(19-1.35) * 1.35 / (0.68u * 400k * 19)$   
=4.611A  
 $V_{trip} = 10 - (4.611/2) * 2.5mohm$   
=0.01923V  
 $R_{limit} = 0.01923 / 10uA * 8 = 15.389Kohm$


OCP=20A  
L ripple current  
= $(19-1.5) * 1.5 / (0.68u * 400k * 19)$   
=5.079A  
 $V_{trip} = 20 - (5.079/2) * 2.5mohm$   
=0.04365V  
 $R_{limit} = 0.04365 / 10uA * 8 = 34.92Kohm$

DDR=1.35V  
OCP=10A  
PR95=15.4K/F\_4  
PR97=30.1K/F\_4


DDR=1.5V  
OCP=20A  
PR95=35.7K/F\_4  
PR97=51K/F\_4

**Quanta Computer Inc.**  
PROJECT : ZRQ

Size: Document Number: **DDR 1.35V(TPS51216)** Rev: 2A  
Date: Friday, April 12, 2013 Sheet: 37 of 47




**+VCCIN**  
**TDC : 13A**  
**PEAK : 32A**  
**OCP : 40A**  
**VCORE Load Line :**  
**-2mV/A**







**Thermal protection**

Need fine tune for thermal protect point  
 Note placement position











VGA power up sequence




VGA Reset



Power States

POWER PLANE	VOLTAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	+10V~+19V	MAIN POWER	ALWAYS	ALWAYS
+3V_RTC	+3V~+3.3V	RTC POWER	ALWAYS	ALWAYS
+3VPCU	+3.3V	EC POWER	ALWAYS	ALWAYS
+5VPCU	+5V	USB CHARGE POWER	ALWAYS	ALWAYS
+15V	+15V	CHARGE PUMP POWER	ALWAYS	ALWAYS
+3V_S5	+3.3V	LAN/BT POWER	S5_ON	S0-S5
+5V_S5	+5V	USB POWER	S5_ON	S0-S5
+5V	+5V	HDD/SPK/HDMI POWER	MAINON	S0
+3V	+3.3V	PCH/GPU/Peripheral component POWER	MAINON	S0
+1.35VSUS	+1.35V	CPU/SODIMM/MD POWER	SUSON	S0-S3
+DDR_VTT_RUN	+0.675V	SODIMM/MD Termination POWER	MAINON	S0
LCDVCC	+3.3V	LCD POWER	LVDS_VDDEN	S0
+1.5V	+1.5V	MINI CARD/NEW CARD POWER	MAINON	S0
+1.05V	+1.05V	PCH CORE VCCST POWER	MAINON	S0
+VCCIN	variation	CPU CORE POWER	VRON	S0
+VGPU_CORE	variation	External GPU POWER	VGPU_EN	S0
+3V_GFX	+3.3V	External GPU POWER	dGPU_PWR_EN	S0
+1.5V_GFX	+1.5V	External GPU POWER	FBVDDQ_EN	S0
+1.05V_GFX	+1.05V	External GPU POWER	1.05V_GFX_EN	S0











Thermal Follow Chart














dGPU\_OPP# EC notify HW throttle over power protect  
 dGPU\_ALT# for ADPS circuit to inform EC NV dGPU VPS Alert  
 dGPU\_OTP# VGA thmtrip# => Inform EC over temperature protect

# Battery Mode

## Support Deep Sx







Model	Version	CHANGE LIST			
ZRQ	1A				
	2A	1	Add R886 Pull down for EDP_HPDIntel check List.(Page 02)		
		2	Add R811 and reserve R809 for Codes Vendor request.(Page 30)		
		3	Change R345 footprint from 0402 to 0603.(Page 14)		
		4	Change U10 to correct PN AL07534001.(Page 31)		
		5	Improve IMVP_PWIRGD voltage to low , so del R66_Q9 , R61_Q50 ,R495 and add U55 , C767 , R897 .(Page 10)		
		6	Change CN12 to 12 PIN connect_DFFC12FR034 (Page 31)		
		7	Change SW6 from DHP08TEPV00 to DHPATE2CK03.(Page 29)		
		8	Move Hall sensor function to USB.B.(Page 24)		
		9	Add R828 100K PD for MAINON, Upgrade U27 from AJ08S870F02 to AJ08S870F03 .(Page33)		
		10	Collect netname ~V1.05S_VCCPCPU to ~V3.3S_VCCSDIO .(Page11)		
		11	Q7 change from PMF780NS to BAM70020002 .(Page25)		
		12	Correct U41 footprint to s005-p-a-tohhla-b .(Page23)		
		13	Change LED5.1ED6 PIN from BEB00024ZA0 to BEB00025ZA0 .(Page27)		
		14	Del Q5 ,Q47,R51,R25 , add U56,C768 .(Page13)		
		15	DEL_PL15,PLA,PL7,PL3 .(Page34 ,power)		
		16	Change PR145 from CS28872FH08 to CS29312FB13 .(Page38 ,Power)		
		17	Change PR143 from CS45362FB00 to CS44992FB11 .(Page38 ,Power)		
		18	Change PR129 from CS22672FB12 to CS22702FB14 .(Page38 ,power)		
		19	Change PR5 from CS31002FB26 to CS25762FB01 .(Page38 ,Power)		
		20	Change PR141 from CS32433FB19 to CS32262FB15 .(Page38 ,Power)		
		21	Change PC123 from CC64704MZ10 to CB6104KEA00 .(Page40 ,Power)		
		22	Add PC152,PC153,PC154 to CB6104KEA00 .(Page40 ,Power)		
		23	Change PL12,PL13 from CV-24P0MZ00 to CV-36T0MZ01 10X10 size .(Page40 ,Power)		
		24	SWAP USB0 and USB1 .(Page09)		
		25	Change CN27 to DFHS2FR044 ,same as CN18 (Page 26)		
		26	add CN12 PIN4 for USBPWR3 .(Page 31)		
		27	CN9 change footprint to dp-adi0022-p001a-20p-smt .(Page 23)		
		28	Depop R728 and Pop R727 to solve Deep S3 can't wakeup issue .(Page 10)		
		29	Del C429 .(Page20)		
		30	Add R826(VKON)_R827(SON) 100K to Gnd .(Page33)		
		31	Change CN9 FN to DFD20FR001 .(Page23)		
		32	Add C735 ,0.1u for Vendor request .(Page28)		
		33	Add C736 ,0.1u and reserve C727 ,4.7u for Vendor request .(Page29)		
		34	Change R348 Pull up to ~3V .(Page28)		
		35	TEMP_MBAT from battery connect pin 5 to pin 6 (BATT_EN) .(Page34)		
		36	Change R354(PCH_PWROK) from 10 k to 100K .(Page07)		
		37	Reserve R808 ,R810 ,0 Ohm .(Page30)		
		38	Change JP18 Packing and PN same as JP19 .(Page37)		
		39	Add R835 for Vendor request .(Page23)		
		40	Change R491 from 1M to 5.1M .(Page23)		
		41	Change R491 from 121 to 120ohm(Intel Check List) .(Page04)		
		42	Change S15(LED) power from ~0V ,S3 to ~3V ,PCC .(Page27)		
		43	Change CN13 to DFHS08047 10-pin to PE request ,Footprint is "ps12401-1011-40p-a-smt .(Page24)		
		44	VCPU_PSI Pull high from ~3V to ~3V ,SS .(Page40)		
		45	B-SMT USE KTL8411BA-CC need Depop R295 and change U21 PN to AL008411004 .(Page28)		
		46	CS96,C591 change from 18P to 12P(V6) .(Page09)		
		47	C278,C284 change from 27P to 12P(V8) .(Page28)		
		48	Depop R147,R106,R04,R534 and Pop R91 ,R95,R146,R533 to support Qual Mode .(Page10)		
		49	<del>Pop R91,R4 .(Page40 ,Power) 内部行交</del>		
		50	Change P18 from AL001642000 to AL001642001 .(Page40 ,Power) 内部行交		
		51	PCS EOD Part change to CH4331 R9086 .(Page38 ,Power)		
		52	PCS,PCS EOD Part change to CH21506B14 .(Page38,39 ,Power)		
		53	Change U27 from AJ08S870F03 to AJ08S870F04 .(Page33) 内部行交		
		54	<del>Add level shift fuctions .(Page25)</del>		
		55	Depop PR75 .(Page40 ,Power) 内部行交		
		56	Change PC15 to 1000p ,50V(CH21006B10) .(Page38 ,Power) 内部行交		
		57	Depop PR75 .(Page40 ,Power) 内部行交		
	3A	1	Depop R226 ,Pop Q26(BAM70020002)_R795 (CS31002FB26) for CG6 fuction.(Page19)		
		2	Swap Pin 25 and Pin 32.(Page33)		
		3	Del L01,C319 , and Add Q69,C738,C822,C823,C824 for SDA request.(Page23)		
		4	Add Test Pad on SWS_S08 for SMT request.(Page27,33)		
		5	Add C317 ,4.7u for Vendor request.(Page28)		
		6	SWAP CLKOUT_PCH .(Page09)		
		7	Pop R477 ,R478 ,R479 ,R480 _000ohm(CS11002FB22)for HDMI EMI Issue.(Page25)		
		8	Pop C655,C654 ,10p(CB1006B08) for SD CLK EMI issue .(Page29)		
		9	Pop Bitch C999 ,22p(CB2006B08) for EMI issue .(Page20)		
		10	Del Pop PR117 .(Page34)		
		11	C285 change from 0402 to 0603 size .(Page28)		
		12	Del C55,C272,C253 footprint .(Page13)		
		13	Depop R336 ,Pop R533 for Lun can't link to exlurer .(Page28)		
		14	Depop R548 .(Page28)		
		15	Reserve R512 for PCH_LAN_WAKE# .(Page26)		
		16	Add R815,C740 and pop R310 for software of Low VCC.(Page20)		
		17	R608 connect to CLK_PCH_REQ049 .(Page09)		
		18	Depop SWS .(Page25)		
		19	Del JP Resistor 0.001E_3720 (CS-00187R00)_JP5 ,JP6 ,JP10 ,JP11 ,JP12 ,JP13 ,JP14 ,JP15 ,JP17 ,JP18 ,JP19 ,JP20 ,JP21 ,JP16 .		
		20	Del 0 ,4 (CS00002R03) to SHORT PAD ,4 : PR8 ,PR0 ,PR11 ,PR13 ,PR16 ,PR18 ,PR20 ,PR25 ,PR28 ,PR44 ,PR61 ,PR66 ,PR68 ,PR06 ,PR131 ,PR139 ,PR165 ,PR170 ,PR178 ,PR180 ,PR185 ,PR191 ,PR193 ,PR194 ,PR196 ,PR200 ,PR204 ,PR205 ,PR209 ,PR211 ,PR217 ,PR186		
		21	Del 0 ,8 (CS00003J95) to SHORT PAD ,6 : PR31 ,PR46 ,PR54 ,PR77 ,PR90 ,PR181 ,PR201 ,PR203 ,PR215 ,PR158		
		22	Del 0 ,8 (CS00004A40) to SHORT PAD ,8 : PR136		
		23	Add R813 ,0 OHM .(Page26)		
		24	Change C740 from 0603 to 0402 size.(Page28)		
		25	Depop Q39 , R276 ,Pop R221 and change R320 to 1K to meet Lanwake signal spec.(Page28)		
		26	<del>Depop U5A-11L-1JL-28 ; and Pop R34 ,R47 ,R49 ,R55 ,R490 ,R407 ,R408 ,R409 .(Page28)</del>		
		27	Del JP7 ,JP8 ,JP9(CS-001AGM13) .(Page05)		
		28	Change to 0402 shortpad:R45 ,R69 ,R173 ,R215 ,R236 ,R237 ,R239 ,R274 ,R277 ,R283 ,R288 ,R311 ,R320 ,R334 ,R335 ,R440 ,R449 ,R419 ,R423 ,R424 ,R425 ,R426 ,R430 ,R432 ,R434 ,R448 ,R449 ,R450 ,R513 ,R570 ,R573 ,R587 ,R591 ,R596 ,R625 ,R641 ,R652 ,R653 ,R678 ,R695 ,R712 ,R719 ,R722 ,R733 ,R734 ,R735 ,R736 ,R741 ,R758 ,R759 ,R760 ,R761 ,R762 ,R763 ,R764 ,R765 .		
		29	Change to 0603 shortpad:R107 ,R111 ,R118 ,R154 ,R197 ,R212 ,R229 ,R233 ,R234 ,R252 ,R259 ,R298 ,R303 ,R304 ,R338 ,R339 ,R351 ,R352 ,R356 ,R358 ,R441 ,R415 ,R418 ,R422 ,R431 ,R433 ,R440 ,R441 ,R442 ,R443 ,R444 ,R445 ,R446 ,R447 ,R540 ,R745 ,R766 ,R767		
		30	Change to 0805 shortpad:R165 ,R174 ,R179 ,R190 ,R217 ,R268 ,R270 ,R452 ,R470 ,R559 ,R560 ,R732 ,R737 ,R749		
		31	Change R408 ,R420 from 07 ohm to 56 ohm .(Page30)		
		32	Change R411 ,R422 from shortpad to 0603 Footprint .(Page30)		

Model	Version	CHANGE LIST
ZRQ	3B	<ul style="list-style-type: none"> <li>1 R276 change from 10K to 1K .Depop R320 .(PCIE_LAN_WAKE#). 内部行文</li> <li>2 Change C24 KB Conn FN to DFY C26FR063 .(Page 32). 内部行文</li> <li>3 Change U27 EC to E version AJ088570945 .(Page 33). 内部行文</li> <li>4 Fine tune Amp Gain =&gt;R422,R411 change from 0 ohm to 1k . and pop R421,R410 to 1.62K .(Page 30)</li> <li>5 Change TEMP_MBAT from Pin 6 to Pin 5 of P.J1 .(Page 34)</li> <li>6 Depop Q24 . and Add R228 to solve level abnormal issue for CG6 .(Page 19)</li> <li>7 Add R816 and net "LE_PWR_CNN_Q" to stuff Q69 always for safety issue .(Page 19)</li> <li>8 Reverse R855,R859 and add R854,R857 .(Page 23)</li> <li>9 For WHQL Change USB Part1 and Part4</li> <li>10 Add new on Board RAM HYNIX H5TC4G63AFR-PRBA RAM ID:0000</li> <li>11 Del L35L36L6L7L8L129L112L13L132L16L34</li> </ul>
	3C	<ul style="list-style-type: none"> <li>1 Change to 0402 shortpad: R725,R724,R711,R716,R26,R27,R28,R29,R32,R33,R483,R484,R493,R492,R56,R57,R58,R59,R90,R89,R669,R664,R702,R638,R639,R651,R225,R246,R355,R779,R785,R790,R73 , R455,R456,R457,R458,R459,R343,R406,R596</li> <li>2 For HDMI 7-2 issue change R37,R38,R39,R40,R41,R42,R43,R44 To 470 ohm and remove R478,R479,R477,R489 (Page 25)</li> <li>3 For TI HDSS2521 issue R77,R79,R92,R503 need mount 10K, change R528 from 100 ohm to 0 ohm and remove R854,R857 .add R855,R859 .(Page 23)</li> <li>4 Change to 0603 shortpad: R373,R337,R382,R297,R235,R326,R322,L36,R385,R220,R254,R359</li> </ul>
	3F	<ul style="list-style-type: none"> <li>1. Add C245 for intel request for G3 can't boot issue</li> </ul>